JP2001127418A - Wiring board - Google Patents

Wiring board

Info

Publication number
JP2001127418A
JP2001127418A JP30295499A JP30295499A JP2001127418A JP 2001127418 A JP2001127418 A JP 2001127418A JP 30295499 A JP30295499 A JP 30295499A JP 30295499 A JP30295499 A JP 30295499A JP 2001127418 A JP2001127418 A JP 2001127418A
Authority
JP
Japan
Prior art keywords
region
connection pad
wiring board
wiring
brazing material
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP30295499A
Other languages
Japanese (ja)
Inventor
Hiroshi Matsudera
拓 松寺
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Kyocera Corp
Original Assignee
Kyocera Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Kyocera Corp filed Critical Kyocera Corp
Priority to JP30295499A priority Critical patent/JP2001127418A/en
Publication of JP2001127418A publication Critical patent/JP2001127418A/en
Pending legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321Disposition
    • H01L2224/32151Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32225Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805Shape
    • H01L2224/4809Loop shape
    • H01L2224/48091Arched
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732Location after the connecting process
    • H01L2224/73251Location after the connecting process on different surfaces
    • H01L2224/73265Layer and wire connectors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151Die mounting substrate
    • H01L2924/153Connection portion
    • H01L2924/1531Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
    • H01L2924/15311Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a ball array, e.g. BGA

Landscapes

  • Electric Connection Of Electric Components To Printed Circuits (AREA)

Abstract

PROBLEM TO BE SOLVED: To solve a problem such that a disconnection takes place with a low melting-point solder which connects the connection pad of a wiring board to an external electrical circuit and a connection reliability of a semiconductor device with an external electrical circuit drops. SOLUTION: An insulating base body 1, which made from an electrically insulating material, comprises an semiconductor device mounting part 1a on its surface, multiple connection pads 6 formed on the lower surface of the insulating substrate 1, and a plurality of wiring conductors 2 led from the mounting part 1a of the insulating substrate 1 to the connection pad 6, are provided. Here, the connection pad 6 comprises a first region 6a which is almost circular, and a second region 6c, which is almost annular, formed outside the first region 6a, with an gap part 6b of a constant width and is lower than the first region 6a.

Description

【発明の詳細な説明】DETAILED DESCRIPTION OF THE INVENTION

【0001】[0001]

【発明の属する技術分野】本発明は半導体素子収納用パ
ッケージ等に用いられる配線基板に関し、詳しくは実装
した半導体素子の各電極を所定の外部電気回路に長期間
にわたり安定して電気的に接続させることができる配線
基板に関するものである。
BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a wiring board used for a package for accommodating a semiconductor element, and more particularly, to stably electrically connect each electrode of a mounted semiconductor element to a predetermined external electric circuit for a long time. The present invention relates to a wiring board that can be used.

【0002】[0002]

【従来の技術】従来、半導体素子が搭載される配線基板
は、例えばアルミナセラミックス等の電気絶縁材料から
成り、その表面に半導体素子が搭載される搭載部を有す
る絶縁基体と、絶縁基体の半導体素子搭載部またはその
周辺から下面にかけて導出される、例えばタングステン
やモリブデン等の高融点金属粉末から成る複数個の配線
導体と、絶縁基体の下面に形成され、前記配線導体と電
気的に接続された複数個の接続パッドとから構成されて
おり、絶縁基体の搭載部に半導体素子をガラス、樹脂、
ロウ材等から成る接着剤を介して接着固定させるととも
に半導体素子の各電極と配線導体とをボンディングワイ
ヤ等の電気的接続手段を介して電気的に接続し、しかる
後、必要に応じて前記半導体素子を蓋体や封止樹脂で気
密封止させることによって半導体装置となる。
2. Description of the Related Art Conventionally, a wiring board on which a semiconductor element is mounted is made of, for example, an electrically insulating material such as alumina ceramics. A plurality of wiring conductors formed of a high melting point metal powder such as tungsten or molybdenum, which are led out from the mounting portion or its periphery to the lower surface, and a plurality of wiring conductors formed on the lower surface of the insulating base and electrically connected to the wiring conductor. And connection pads, and the semiconductor element is mounted on the mounting portion of the insulating base by glass, resin, or the like.
The electrodes of the semiconductor element and the wiring conductors are electrically connected via an electrical connection means such as a bonding wire, and then are fixed by an adhesive made of a brazing material or the like. A semiconductor device is obtained by hermetically sealing the element with a lid or a sealing resin.

【0003】かかる半導体装置は、外部電気回路基板上
に、該外部電気回路基板の回路配線と絶縁基体下面の接
続パッドとが、間に錫−鉛半田等の低融点ロウ材を挟ん
で対向するよう載置させ、しかる後、前記低融点ロウ材
を約200℃〜300℃の温度で加熱溶融させ、外部電
気回路基板の回路配線と絶縁基体下面の接続パッドとを
接合させることにより外部電気回路基板に実装され、同
時に配線基板に搭載されている半導体素子の各電極が配
線導体および低融点ロウ材を介して外部電気回路基板に
電気的に接続されることとなる。
In such a semiconductor device, on an external electric circuit board, circuit wiring of the external electric circuit board and connection pads on the lower surface of the insulating base face each other with a low melting point brazing material such as tin-lead solder interposed therebetween. After that, the low melting point brazing material is heated and melted at a temperature of about 200 ° C. to 300 ° C., and the circuit wiring of the external electric circuit board and the connection pads on the lower surface of the insulating base are joined to form an external electric circuit. Each electrode of the semiconductor element mounted on the board and simultaneously mounted on the wiring board is electrically connected to the external electric circuit board via the wiring conductor and the low melting point brazing material.

【0004】[0004]

【発明が解決しようとする課題】しかしながら、上記従
来の半導体素子が搭載される配線基板は絶縁基体が酸化
アルミニウム質焼結体等のセラミックス材料で形成され
ており、その熱膨張係数が約4×10-6/℃〜10×1
-6/℃であるのに対し、外部電気回路基板は一般にガ
ラスエポキシ樹脂等の樹脂材で形成されており、その熱
膨張係数が30×10-6/℃〜50×10-6/℃であ
り、大きく相違することから、外部電気回路基板上に半
導体装置を実装した後、半導体素子の作動時に発する熱
が配線基板の絶縁基体と外部電気回路基板に繰り返し作
用すると、両者間に両者の熱膨張係数の差に起因して大
きな熱応力が繰り返し生じ、この熱応力の繰り返しによ
って接続パッドと外部電気回路基板とを接合する低融点
ロウ材の接続パッドとの界面付近の端部から亀裂が生じ
るとともにこれが前記界面に沿って進行し、最終的には
低融点ロウ材に破断が発生し、半導体素子と外部電気回
路との電気的接続が短期間で破れてしまうという問題が
あった。
However, in the wiring board on which the above-mentioned conventional semiconductor element is mounted, the insulating substrate is formed of a ceramic material such as an aluminum oxide sintered body and has a thermal expansion coefficient of about 4 ×. 10 -6 / ° C to 10 x 1
In contrast to 0 -6 / ° C, the external electric circuit board is generally formed of a resin material such as a glass epoxy resin, and has a coefficient of thermal expansion of 30 × 10 -6 / ° C to 50 × 10 -6 / ° C. Since the semiconductor device is mounted on the external electric circuit board and the heat generated during the operation of the semiconductor element repeatedly acts on the insulating base of the wiring board and the external electric circuit board after mounting the semiconductor device on the external electric circuit board, there is a large difference between the two. A large thermal stress is repeatedly generated due to the difference in thermal expansion coefficient, and a crack is generated from an end near an interface between the connection pad and the connection pad of the low melting point brazing material joining the external electric circuit board due to the repeated thermal stress. As a result, there is a problem that the low melting point brazing material eventually breaks and the electrical connection between the semiconductor element and the external electric circuit is broken in a short period of time.

【0005】本発明は、従来の配線基板における上記問
題点に鑑み案出されたもので、その目的は、絶縁基体の
接続パッドと外部電気回路基板の回路配線とを接合する
低融点ロウ材に破断が発生するのを有効に防止し、半導
体素子の各電極を外部電気回路に長期間にわたり確実、
強固に電気的接続することができる長期信頼性に優れた
配線基板を提供することにある。
SUMMARY OF THE INVENTION The present invention has been made in view of the above-mentioned problems in a conventional wiring board, and an object thereof is to provide a low melting point brazing material for joining a connection pad of an insulating base to a circuit wiring of an external electric circuit board. Effectively preventing breakage, ensuring that each electrode of the semiconductor element is connected to an external electric circuit for a long time,
It is an object of the present invention to provide a wiring board which can be firmly connected with electric and has excellent long-term reliability.

【0006】[0006]

【課題を解決するための手段】本発明の配線基板は、電
気絶縁材料から成り、表面に半導体素子搭載部を有する
絶縁基体と、該絶縁基体の下面に形成された多数の接続
パッドと、前記絶縁基体の前記搭載部から前記接続パッ
ドにかけて導出される複数個の配線導体とから成る配線
基板であって、前記各接続パッドは、略円形の第1領域
と、該第1領域の外側に一定の幅の間隙部を隔てて形成
された略環状の第2領域とから成ることを特徴とするも
のである。
A wiring board according to the present invention is made of an electrically insulating material, and has an insulating substrate having a semiconductor element mounting portion on a surface thereof, a plurality of connection pads formed on a lower surface of the insulating substrate, and A wiring board comprising a plurality of wiring conductors led from the mounting portion of the insulating base to the connection pads, wherein each of the connection pads is substantially circular in a first region and is fixed outside the first region. And a substantially annular second region formed with a gap having a width of.

【0007】また本発明の配線基板は、前記第1領域と
第2領域との高さの差が10μm以上であることを特徴
とするものである。
Further, in the wiring board according to the present invention, a difference in height between the first region and the second region is 10 μm or more.

【0008】また本発明の配線基板は、前記第1領域の
半径が、前記接続パッドの半径の60%〜82%である
ことを特徴とするものである。
In the wiring board according to the present invention, the radius of the first region is 60% to 82% of the radius of the connection pad.

【0009】また本発明の配線基板は、前記間隙部の幅
が、前記接続パッドの半径の5%〜35%であることを
特徴とするものである。
Further, in the wiring board according to the present invention, the width of the gap is 5% to 35% of the radius of the connection pad.

【0010】本発明の配線基板によれば、接続パッド
を、略円形の第1領域と、該第1領域の外側に一定の幅
の間隙部を隔てて形成された、前記第1領域よりも低い
略環状の第2領域とにより構成したことから、接続パッ
ドを外部電気回路基板の回路配線に低融点ロウ材を介し
て接合した後、低融点ロウ材に配線基板の絶縁基体と外
部電気回路基板の熱膨張係数の差に起因する熱応力が繰
り返し作用した場合、低融点ロウ材の外周端、即ち接続
パッドの第2領域の外周端との接合界面付近に前記熱応
力によって亀裂が生じるが該亀裂はその進行が第1領域
と第2領域の間の間隙部および第1領域の側壁で阻止さ
れ、その結果、低融点ロウ材が破断することはほとんど
なく、これによって接続パッドと外部電気回路基板の回
路配線とを確実、強固に電気的接続することができると
ともに半導体素子の外部電気回路への接続を長期信頼性
に優れたものとなすことが可能となる。
[0010] According to the wiring board of the present invention, the connection pad is formed in a substantially circular first region, and is formed outside the first region with a constant width gap therebetween. The connection pad is joined to the circuit wiring of the external electric circuit board via the low melting point brazing material, and the insulating base of the wiring board and the external electric circuit are joined to the low melting point brazing material. When the thermal stress caused by the difference in the thermal expansion coefficient of the substrate repeatedly acts, a crack is generated by the thermal stress near the outer peripheral end of the low melting point brazing material, that is, near the joining interface with the outer peripheral end of the second region of the connection pad. The crack is prevented from progressing at the gap between the first region and the second region and at the side wall of the first region, and as a result, the low melting point brazing material is hardly broken, so that the connection pad and the external electric wire are hardly broken. Secure and strong circuit wiring on the circuit board It is possible to form excellent in long-term reliability of the connection to an external electric circuit of the semiconductor device it is possible to electrically connect to.

【0011】また本発明の配線基板によれば、前記接続
パッドの第2領域の高さを第1領域の高さよりも低くし
たことから、低融点ロウ材の外周端に発生した亀裂はそ
の進行が第1領域の側壁に当って効果的に阻止され、そ
の結果、低融点ロウ材が破断する危険性をより一層小さ
なものとすることができ、半導体素子の外部電気回路へ
の接続を長期信頼性に極めて優れたものとなすことがで
きる。
Further, according to the wiring board of the present invention, since the height of the second region of the connection pad is made lower than the height of the first region, the crack generated at the outer peripheral end of the low melting point brazing material is propagated. Is effectively prevented by hitting the side wall of the first region, and as a result, the risk of breakage of the low melting point brazing material can be further reduced, and the connection of the semiconductor element to the external electric circuit can be maintained for a long time. It can be made to be extremely excellent in properties.

【0012】[0012]

【発明の実施の形態】次に本発明を添付の図面を基にし
て詳細に説明する。図1は、本発明の配線基板を使用し
た半導体素子収納用パッケージの一実施例を示す断面図
であり、1は絶縁基体、2は配線導体である。この絶縁
基体1と配線導体2とで半導体素子3を搭載する配線基
板4が構成される。
DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS The present invention will be described in detail with reference to the accompanying drawings. FIG. 1 is a cross-sectional view showing one embodiment of a package for housing a semiconductor element using a wiring board of the present invention, wherein 1 is an insulating base, and 2 is a wiring conductor. The insulating substrate 1 and the wiring conductor 2 constitute a wiring board 4 on which the semiconductor element 3 is mounted.

【0013】前記絶縁基体1は、例えば酸化アルミニウ
ム質焼結体、窒化アルミニウム質焼結体、ムライト質焼
結体、炭化珪素質焼結体、ガラスセラミック焼結体等の
電気絶縁材料から成り、その上面に半導体素子3が搭載
収容される凹部1aを有し、該凹部1a底面には半導体
素子3がガラスや樹脂、ロウ材等の接着剤を介して接着
固定される。
The insulating substrate 1 is made of an electrically insulating material such as an aluminum oxide sintered body, an aluminum nitride sintered body, a mullite sintered body, a silicon carbide sintered body, a glass ceramic sintered body, etc. The upper surface thereof has a concave portion 1a in which the semiconductor element 3 is mounted and accommodated, and the semiconductor element 3 is bonded and fixed to the bottom surface of the concave portion 1a via an adhesive such as glass, resin, or brazing material.

【0014】前記絶縁基体1は、例えば酸化アルミニウ
ム質焼結体から成る場合、酸化アルミニウム、酸化珪
素、酸化カルシウム、酸化マグネシウム等の原料粉末に
適当な有機バインダー、溶剤を添加混合して泥漿状のセ
ラミックスラリーとなすとともに該セラミックスラリー
を従来周知のドクターブレード法やカレンダーロール法
等のシート成形技術を採用してシート状のセラミックグ
リーンシート(セラミック生シート)を得、しかる後、
前記セラミックグリーンシートを切断加工や打ち抜き加
工により適当な形状とするとともにこれを複数枚積層
し、最後に前記積層されたセラミックグリーンシートを
還元雰囲気中、約1600℃の温度で焼成することによ
って製作される。
When the insulating substrate 1 is made of, for example, an aluminum oxide sintered body, a suitable organic binder and a solvent are added to a raw material powder of aluminum oxide, silicon oxide, calcium oxide, magnesium oxide or the like, and the mixture is mixed to form a slurry. The ceramic slurry is formed into a ceramic green sheet (green ceramic sheet) by using a sheet forming technique such as a doctor blade method or a calender roll method, which is well known in the art.
The ceramic green sheet is manufactured by cutting and punching into an appropriate shape, laminating a plurality of the sheets, and finally firing the laminated ceramic green sheet at a temperature of about 1600 ° C. in a reducing atmosphere. You.

【0015】また前記絶縁基体1は、その凹部1a周辺
から下面にかけて多数の配線導体2が被着形成されてお
り、該配線導体2の凹部1a周辺部位には半導体素子3
の各電極がボンディングワイヤ5を介して電気的に接続
され、また絶縁基体1下面に導出された部位には配線導
体2と電気的に接続する複数の接続パッド6が形成され
ている。
The insulating base 1 has a large number of wiring conductors 2 attached to the periphery of the recess 1a from the periphery to the lower surface thereof.
Are electrically connected via bonding wires 5, and a plurality of connection pads 6 electrically connected to the wiring conductor 2 are formed at portions led out on the lower surface of the insulating base 1.

【0016】前記配線導体2および接続パッド6は、半
導体素子3の電極を外部電気回路に接続する作用をな
し、例えばタングステン、モリブデン、マンガン等の高
融点金属粉末から成り、タングステン等の高融点金属粉
末に適当な有機バインダーや溶剤を添加混合して得た金
属ペーストを絶縁基体1となるセラミックグリーンシー
トに予め従来周知のスクリーン印刷法により所定パター
ンに印刷塗布しておくことによって、絶縁基体1の凹部
1a周辺から下面にかけて被着形成される。
The wiring conductor 2 and the connection pad 6 serve to connect the electrodes of the semiconductor element 3 to an external electric circuit, and are made of a high melting point metal powder such as tungsten, molybdenum, manganese or the like. A metal paste obtained by adding and mixing an appropriate organic binder and a solvent to the powder is preliminarily printed and applied in a predetermined pattern on a ceramic green sheet serving as the insulating substrate 1 by a well-known screen printing method. It is formed from the periphery of the concave portion 1a to the lower surface.

【0017】また前記接続パッド6は、配線基板4を外
部電気回路基板に実装する外部端子として作用し、低融
点ロウ材7を介して外部電気回路基板8の回路配線8a
に接合され、これにより半導体素子3の電極が外部電気
回路基板8の回路配線8aと電気的に接続される。
The connection pad 6 functions as an external terminal for mounting the wiring board 4 on an external electric circuit board, and the circuit wiring 8a of the external electric circuit board 8 via the low melting point brazing material 7.
Thus, the electrode of the semiconductor element 3 is electrically connected to the circuit wiring 8 a of the external electric circuit board 8.

【0018】前記接続パッド6は、図2、および図3に
示すように、略円形の第1領域6aと、該第1領域の外
側に一定の幅の間隙部6bを隔てて形成された、前記第
1領域よりも低い略環状の第2領域6cとにより形成さ
れており、該第1領域6aは、配線導体2を外部電気回
路基板8の回路配線8aに確実に電気的に接続させるた
めの主接続部として作用し、第2領域は、その接合強度
を更に向上させる作用をなす。
As shown in FIGS. 2 and 3, the connection pad 6 is formed with a substantially circular first region 6a and a gap 6b having a constant width outside the first region. The first region 6a is formed by a substantially annular second region 6c lower than the first region. The first region 6a is used to reliably electrically connect the wiring conductor 2 to the circuit wiring 8a of the external electric circuit board 8. And the second region functions to further improve the bonding strength.

【0019】前記接続パッド6は、略円形の第1領域6
aと、該第1領域6aの外側に一定の幅の間隙部6bを
隔てて形成された、前記第1領域よりも低い略環状の第
2領域6cとにより構成したことから、接続パッド6を
外部電気回路基板8の回路配線8aに低融点ロウ材7を
介して接合した後、低融点ロウ材に配線基板4の絶縁基
体1と外部電気回路基板8の熱膨張係数の差に起因する
熱応力が繰り返し作用した場合、低融点ロウ材7の外周
端、即ち接続パッド6の第2領域6cの外周端との接合
界面付近に前記熱応力によって亀裂が生じるが該亀裂は
その進行が第1領域6aと第2領域6c間の間隙部6
b、及び第1領域6aの側壁6dで有効に阻止され、そ
の結果、低融点ロウ材7が破断することはほとんどな
く、これによって接続パッド6と外部電気回路基板8の
回路配線8aとを確実、強固に電気的接続することがで
きるとともに半導体素子3の外部電気回路への接続を長
期信頼性に優れたものとなすことが可能となる。
The connection pad 6 has a substantially circular first region 6.
a, and a substantially annular second region 6c lower than the first region, which is formed outside the first region 6a with a gap 6b having a constant width therebetween. After bonding to the circuit wiring 8a of the external electric circuit board 8 via the low melting point brazing material 7, the heat generated due to the difference in the thermal expansion coefficient between the insulating base 1 of the wiring board 4 and the external electric circuit board 8 is applied to the low melting point brazing material. When the stress is repeatedly applied, a crack is generated due to the thermal stress near the outer peripheral end of the low melting point brazing material 7, that is, near the joint interface with the outer peripheral end of the second region 6c of the connection pad 6, but the crack progresses in the first direction. Gap 6 between region 6a and second region 6c
b and the side walls 6d of the first region 6a are effectively prevented, and as a result, the low melting point brazing material 7 hardly breaks, so that the connection pads 6 and the circuit wirings 8a of the external electric circuit board 8 are reliably formed. In addition, it is possible to make a strong electrical connection and to connect the semiconductor element 3 to an external electric circuit with excellent long-term reliability.

【0020】また前記第2領域6cの高さが第1領域6
aの高さよりも低くしたことから、低融点ロウ材7の外
周端に発生した亀裂はその進行が第1領域6aの側壁に
当って効果的に阻止され、その結果、低融点ロウ材7が
破断する危険性をより一層小さなものとすることがで
き、半導体素子の外部電気回路への接続を長期信頼性に
極めて優れたものとなすことができる。
The height of the second region 6c is equal to that of the first region 6c.
a, the progress of the cracks generated at the outer peripheral end of the low melting point brazing material 7 is effectively prevented by hitting the side wall of the first region 6a. The risk of breakage can be further reduced, and the connection of the semiconductor element to an external electric circuit can be made extremely excellent in long-term reliability.

【0021】なお、前記第1領域6aと第2領域6cと
の高さの差が10μm未満となると、低融点ロウ材7の
外周端に発生した亀裂の進行を第1領域6aの側壁で有
効に阻止することができず低融点ロウ材7に破断が発生
してしまう危険性がある。従って、前記第1領域6aと
第2領域6cとの高さの差は10μm以上、より好適に
は約20μmとしておくことが好ましい。
When the difference in height between the first region 6a and the second region 6c is less than 10 μm, the propagation of cracks generated at the outer peripheral end of the low melting point brazing material 7 is effective on the side wall of the first region 6a. Therefore, there is a risk that the low melting point brazing material 7 may be broken. Therefore, it is preferable that the difference between the heights of the first region 6a and the second region 6c is 10 μm or more, more preferably, about 20 μm.

【0022】また、前記第1領域6aはその半径が接続
パッド6全体の半径の60%未満となると、第2領域6
c及び間隙部6bの幅が広くなって亀裂が大きく進行し
たり、低融点ロウ材7との接合面積が狭いものとなった
りして接続パッド6に対する低融点ロウ材7の長期にわ
たる接合信頼性が低くなる傾向にあり、また82%を超
えると接続パッド6の第2領域6c及び間隙部6cの幅
がそれぞれ極めて狭いものとなって、亀裂の進行を有効
に防止することができなくなる危険性がある。
When the radius of the first region 6a is less than 60% of the radius of the entire connection pad 6, the second region 6a is formed.
c and the width of the gap portion 6b are widened and the crack is greatly advanced, and the bonding area with the low melting point brazing material 7 is narrow, so that the long-term bonding reliability of the low melting point brazing material 7 to the connection pad 6 And when it exceeds 82%, the widths of the second region 6c and the gap 6c of the connection pad 6 become extremely narrow, and the risk of preventing the progress of cracks from being effectively prevented. There is.

【0023】従って、前記第1領域6aは、その半径を
接続パッド6全体の半径の60%〜82%の範囲として
おくことが好ましい。
Therefore, it is preferable that the radius of the first region 6a is set in a range of 60% to 82% of the entire radius of the connection pad 6.

【0024】更に、前記間隙部6bは、その幅が接続パ
ッド6全体の半径の5%未満と狭くなると亀裂の進行を
有効に防止するのが困難となる傾向にあり、また35%
を超える広いものとなると、低融点ロウ材7と接続パッ
ド6の第1領域6aおよび第2領域6cとの接合面積が
小さくなり、低融点ロウ材7の接続パッド6に対する接
合強度が低いものとなる危険性がある。従って、前記間
隙部6bは、その幅を接続パッド6全体の半径の5%〜
35%の範囲としておくことが好ましい。
Further, if the width of the gap 6b is reduced to less than 5% of the entire radius of the connection pad 6, it tends to be difficult to effectively prevent the progress of cracks, and 35%.
And the bonding area between the low melting point brazing material 7 and the first region 6a and the second region 6c of the connection pad 6 is reduced, and the bonding strength of the low melting point brazing material 7 to the connection pad 6 is low. There is a danger of becoming. Accordingly, the gap 6b has a width of 5% to 5% of the entire radius of the connection pad 6.
It is preferable to set the range to 35%.

【0025】更にまた、前記接続パッド6は、第1領域
6aを円形、間隙部6bおよび第2領域6cを環状と
し、それぞれ同心円状としておくと、熱応力が特定の部
位に集中することなく全体に分散し、その結果熱応力の
集中による亀裂の発生が有効に防止され、接合の信頼性
をより一層優れたものとなすことができる。従って、前
記接続パッド6は、第1領域6aを円形、間隙部6bお
よび第2領域6cを環状とし、それぞれ同心円状として
形成しておくことが好ましい。
Furthermore, when the connection pad 6 has the first region 6a circular and the gap 6b and the second region 6c annular, and the concentric circles respectively, the thermal stress does not concentrate on a specific portion, and As a result, the occurrence of cracks due to the concentration of thermal stress is effectively prevented, and the reliability of bonding can be further improved. Therefore, it is preferable that the connection pad 6 is formed so that the first region 6a is circular and the gap 6b and the second region 6c are annular, and concentric.

【0026】また更に前記間隙部6bを挟んで対向する
第1領域6aの側壁6dおよび第2領域6cの側壁6e
は、少なくともその表面側の角部に図2に示すような絶
縁基体下面に対して角度θ1、60°≦θ1≦85°の
傾斜をもたせておくと、低融点ロウ材7中を進行する亀
裂の進行方向を絶縁基体の方向に容易に変えさせて亀裂
の進行を有効に防止することができる。従って、前記間
隙部6bを挟んで対向する第1領域6aの側壁6dおよ
び第2領域6cの側壁6eは、少なくともその表面側の
角部に、絶縁基体下面に対して60°〜85°の範囲で
傾斜させておくことが好ましい。
Further, the side wall 6d of the first region 6a and the side wall 6e of the second region 6c opposing each other with the gap 6b interposed therebetween.
A crack which propagates in the low melting point brazing material 7 can be formed by forming an angle θ1, 60 ° ≦ θ1 ≦ 85 ° with respect to the lower surface of the insulating substrate at least at the corner on the front surface side as shown in FIG. Can easily be changed to the direction of the insulating base to effectively prevent the progress of the crack. Therefore, the side wall 6d of the first region 6a and the side wall 6e of the second region 6c opposed to each other with the gap 6b interposed therebetween, at least at the corners on the surface side, in a range of 60 ° to 85 ° with respect to the lower surface of the insulating base. It is preferable to incline in advance.

【0027】前記配線導体2および接続パッド6は、ま
たその露出する領域に、ニッケル、銅、金等の低融点ロ
ウ材7に対する濡れ性およびボンディング性に優れた金
属からなるめっき層を、例えばニッケルまたは銅を約1
μm〜10μm、金を0.05μm〜5μmの厚さで順
次、被着させておくと、配線導体2および接続パッド6
の酸化腐蝕を効果的に防ぐことができるとともに、接続
パッド6に対し低融点ロウ材7やボンディングワイヤ5
を強固に接合、接続させることができる。従って、前記
配線導体2および接続パッド6はその表面にニッケル、
銅、金等のめっき層を約1μm〜15μm程度の厚さで
被着させておくことが好ましい。
The wiring conductor 2 and the connection pad 6 are provided with a plating layer made of a metal having excellent wettability and bonding property with respect to the low melting point brazing material 7 such as nickel, copper, gold, etc. Or about 1 piece of copper
If the metal is sequentially applied in a thickness of 0.05 μm to 5 μm, the wiring conductor 2 and the connection pad 6
Can be effectively prevented from being oxidized, and the low melting point brazing material 7 and the bonding wire 5
Can be firmly joined and connected. Therefore, the wiring conductor 2 and the connection pad 6 have nickel,
It is preferable that a plating layer of copper, gold, or the like be applied in a thickness of about 1 μm to 15 μm.

【0028】かくして本発明の配線基板によれば、絶縁
基体1の凹部1a底面に半導体素子3をガラスや樹脂、
ロウ材等の接着剤を介して接着固定するとともにこの半
導体素子3の各電極を配線導体2にボンディングワイヤ
5を介して電気的に接続し、しかる後、絶縁基体1の上
面に金属やセラミックスから成る蓋体9をガラスや樹
脂、ロウ材等の封止材を介して接合させ、絶縁基体1と
蓋体9とから成る容器内部に半導体素子3を気密に収容
することによって製品としての半導体装置が完成する。
Thus, according to the wiring substrate of the present invention, the semiconductor element 3 is formed on the bottom surface of the concave portion 1a of the insulating base 1 by glass or resin,
The electrodes of the semiconductor element 3 are bonded and fixed via an adhesive such as a brazing material, and are electrically connected to the wiring conductors 2 via the bonding wires 5. A semiconductor device as a product by joining the lid 9 made of glass, resin, brazing material or the like via a sealing material and sealingly housing the semiconductor element 3 in a container formed of the insulating base 1 and the lid 9. Is completed.

【0029】なお、本発明の配線基板は上述の実施の形
態に限定されるものではなく、本発明の要旨を逸脱しな
い範囲であれば種々の変更は可能である。
The wiring board of the present invention is not limited to the above-described embodiment, and various changes can be made without departing from the gist of the present invention.

【0030】[0030]

【発明の効果】本発明の配線基板によれば、接続パッド
を、略円形の第1領域と、該第1領域の外側に一定の幅
の間隙部を隔てて形成された、前記第1領域よりも低い
略環状の第2領域とにより構成したことから、接続パッ
ドを外部電気回路基板の回路配線に低融点ロウ材を介し
て接合した後、低融点ロウ材に配線基板の絶縁基体と外
部電気回路基板の熱膨張係数の差に起因する熱応力が繰
り返し作用した場合、低融点ロウ材の外周端、即ち接続
パッドの第2領域の外周端との接合界面付近に前記熱応
力によって亀裂が生じるが該亀裂はその進行が第1領域
と第2領域の間の間隙部および第1領域の側壁で阻止さ
れ、その結果、低融点ロウ材が破断することはほとんど
なく、これによって接続パッドと外部電気回路基板の回
路配線とを確実、強固に電気的接続することができると
ともに半導体素子の外部電気回路への接続を長期信頼性
に優れたものとなすことが可能となる。
According to the wiring board of the present invention, the first region is formed by forming a connection pad with a substantially circular first region and a gap having a fixed width outside the first region. The connection pad is joined to the circuit wiring of the external electric circuit board via a low melting point brazing material, and then the insulating base of the wiring board and the outside are joined to the low melting point brazing material. When the thermal stress caused by the difference in the coefficient of thermal expansion of the electric circuit board repeatedly acts, a crack is generated by the thermal stress in the vicinity of the outer peripheral end of the low melting point brazing material, that is, near the joining interface with the outer peripheral end of the second region of the connection pad. However, the cracks are prevented from progressing at the gap between the first region and the second region and at the side wall of the first region, so that the low-melting-point brazing material hardly breaks, and thereby the connection pad and the connection pad are hardly broken. Secure the circuit wiring of the external electric circuit board, Solid it is possible to form excellent in long-term reliability of the connection to an external electric circuit of the semiconductor device it is possible to electrically connect to.

【0031】また本発明の配線基板によれば、前記接続
パッドの第2領域の高さを第1領域の高さよりも低くし
たことから、低融点ロウ材の外周端に発生した亀裂はそ
の進行が第1領域の側壁に当って効果的に阻止され、そ
の結果、低融点ロウ材が破断する危険性をより一層小さ
なものとすることができ、半導体素子の外部電気回路へ
の接続を長期信頼性に極めて優れたものとなすことがで
きる。
According to the wiring board of the present invention, since the height of the second region of the connection pad is made lower than the height of the first region, the crack generated at the outer peripheral end of the low melting point brazing material is propagated. Is effectively prevented by hitting the side wall of the first region, and as a result, the risk of breakage of the low melting point brazing material can be further reduced, and the connection of the semiconductor element to the external electric circuit can be maintained for a long time. It can be made to be extremely excellent in properties.

【図面の簡単な説明】[Brief description of the drawings]

【図1】本発明の配線基板の一実施例を示す断面図であ
る。
FIG. 1 is a sectional view showing one embodiment of a wiring board of the present invention.

【図2】図1に示す配線基板の要部拡大断面図である。FIG. 2 is an enlarged sectional view of a main part of the wiring board shown in FIG.

【図3】図1に示す配線基板の要部拡大平面図である。FIG. 3 is an enlarged plan view of a main part of the wiring board shown in FIG. 1;

【符号の説明】[Explanation of symbols]

1・・・・絶縁基体 1a・・・凹部 2・・・・配線導体 3・・・・半導体素子 4・・・・配線基板 5・・・・ボンディングワイヤ 6・・・・接続パッド 6a・・・第1領域 6b・・・間隙部 6c・・・第2領域 6d・・・第1領域の側壁 6e・・・第2領域の側壁 7・・・・低融点ロウ材 8・・・・外部電気回路基板 8a・・・回路配線 9・・・・蓋体 DESCRIPTION OF SYMBOLS 1 ... Insulating base 1a ... Depression 2 ... Wiring conductor 3 ... Semiconductor element 4 ... Wiring board 5 ... Bonding wire 6 ... Connection pad 6a ... 1st area 6b gap 6c 2nd area 6d 1st area side wall 6e 2nd area side wall 7 low melting point brazing material 8 outside Electric circuit board 8a ... circuit wiring 9 ... lid

Claims (4)

【特許請求の範囲】[Claims] 【請求項1】電気絶縁材料から成り、表面に半導体素子
搭載部を有する絶縁基体と、該絶縁基体の下面に形成さ
れた多数の接続パッドと、前記絶縁基体の前記搭載部か
ら前記接続パッドにかけて導出される複数個の配線導体
とから成る配線基板であって、前記各接続パッドは、略
円形の第1領域と、該第1領域の外側に一定の幅の間隙
部を隔てて形成された、前記第1領域よりも低い略環状
の第2領域とから成ることを特徴とする配線基板。
1. An insulating base made of an electrically insulating material and having a semiconductor element mounting portion on a surface, a number of connection pads formed on a lower surface of the insulating base, and a portion extending from the mounting portion to the connection pad of the insulating base. A wiring board comprising a plurality of wiring conductors led out, wherein each of the connection pads is formed with a substantially circular first region and a gap having a fixed width outside the first region. And a substantially annular second region lower than the first region.
【請求項2】前記第1領域と第2領域との高さの差が1
0μm以上であることを特徴とする請求項1に記載の配
線基板。
2. A height difference between said first region and said second region is one.
The wiring board according to claim 1, wherein the thickness is 0 µm or more.
【請求項3】前記第1領域の半径が、前記接続パッドの
半径の60%〜82%であることを特徴とする請求項1
に記載の配線基板。
3. The semiconductor device according to claim 1, wherein a radius of the first region is 60% to 82% of a radius of the connection pad.
The wiring board according to claim 1.
【請求項4】前記間隙部の幅が、前記接続パッドの半径
の5%〜35%であることを特徴とする請求項1に記載
の配線基板。
4. The wiring board according to claim 1, wherein the width of the gap is 5% to 35% of the radius of the connection pad.
JP30295499A 1999-10-25 1999-10-25 Wiring board Pending JP2001127418A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP30295499A JP2001127418A (en) 1999-10-25 1999-10-25 Wiring board

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP30295499A JP2001127418A (en) 1999-10-25 1999-10-25 Wiring board

Publications (1)

Publication Number Publication Date
JP2001127418A true JP2001127418A (en) 2001-05-11

Family

ID=17915159

Family Applications (1)

Application Number Title Priority Date Filing Date
JP30295499A Pending JP2001127418A (en) 1999-10-25 1999-10-25 Wiring board

Country Status (1)

Country Link
JP (1) JP2001127418A (en)

Similar Documents

Publication Publication Date Title
US7808104B2 (en) Substrate for mounting electronic component and electronic apparatus including the substrate
US5512786A (en) Package for housing semiconductor elements
JP3435034B2 (en) Circuit board
JP3838940B2 (en) Wiring board
JPH09232462A (en) Manufacture of package for semiconductor chip
JP2001127418A (en) Wiring board
JP2003158220A (en) Circuit board
JP2003179175A (en) Wiring board
JP2001237344A (en) Wiring board
JP3784345B2 (en) Wiring board
JP4189312B2 (en) Wiring board
JP3850341B2 (en) Wiring board
JP2001127187A (en) Wiring board
JP3532049B2 (en) Connection structure between semiconductor device and circuit board
JP2001237529A (en) Wiring board
JP2001144406A (en) Wiring board
JP2001237343A (en) Wiring board
JP4383253B2 (en) Wiring board
JP2001185652A (en) Circuit board
JP3872401B2 (en) Wiring board
JP2001237345A (en) Wiring board
JP2004288736A (en) Wiring board
JPH1050768A (en) Package for housing semiconductor device
JP2003243553A (en) Wiring board
JP3187291B2 (en) Package for storing semiconductor elements