JP2001067899A - 半導体記憶装置 - Google Patents

半導体記憶装置

Info

Publication number
JP2001067899A
JP2001067899A JP24617399A JP24617399A JP2001067899A JP 2001067899 A JP2001067899 A JP 2001067899A JP 24617399 A JP24617399 A JP 24617399A JP 24617399 A JP24617399 A JP 24617399A JP 2001067899 A JP2001067899 A JP 2001067899A
Authority
JP
Japan
Prior art keywords
data
signal lines
memory device
semiconductor memory
bits
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP24617399A
Other languages
English (en)
Japanese (ja)
Other versions
JP2001067899A5 (https=
Inventor
Munehiro Yoshida
宗博 吉田
Yoji Watanabe
陽二 渡辺
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Toshiba Corp
Original Assignee
Toshiba Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Toshiba Corp filed Critical Toshiba Corp
Priority to JP24617399A priority Critical patent/JP2001067899A/ja
Priority to TW089116645A priority patent/TW501272B/zh
Priority to KR10-2000-0050314A priority patent/KR100370901B1/ko
Priority to US09/650,745 priority patent/US6301144B1/en
Publication of JP2001067899A publication Critical patent/JP2001067899A/ja
Publication of JP2001067899A5 publication Critical patent/JP2001067899A5/ja
Pending legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G11C7/1051—Data output circuits, e.g. read-out amplifiers, data output buffers, data output registers, data output level conversion circuits
    • G11C7/1057—Data output buffers, e.g. comprising level conversion circuits, circuits for adapting load
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G11C7/1051—Data output circuits, e.g. read-out amplifiers, data output buffers, data output registers, data output level conversion circuits

Landscapes

  • For Increasing The Reliability Of Semiconductor Memories (AREA)
  • Dram (AREA)
  • Semiconductor Memories (AREA)
  • Compression, Expansion, Code Conversion, And Decoders (AREA)
JP24617399A 1999-08-31 1999-08-31 半導体記憶装置 Pending JP2001067899A (ja)

Priority Applications (4)

Application Number Priority Date Filing Date Title
JP24617399A JP2001067899A (ja) 1999-08-31 1999-08-31 半導体記憶装置
TW089116645A TW501272B (en) 1999-08-31 2000-08-17 Semiconductor memory device
KR10-2000-0050314A KR100370901B1 (ko) 1999-08-31 2000-08-29 반도체 기억 장치
US09/650,745 US6301144B1 (en) 1999-08-31 2000-08-30 Semiconductor memory device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP24617399A JP2001067899A (ja) 1999-08-31 1999-08-31 半導体記憶装置

Publications (2)

Publication Number Publication Date
JP2001067899A true JP2001067899A (ja) 2001-03-16
JP2001067899A5 JP2001067899A5 (https=) 2005-08-25

Family

ID=17144611

Family Applications (1)

Application Number Title Priority Date Filing Date
JP24617399A Pending JP2001067899A (ja) 1999-08-31 1999-08-31 半導体記憶装置

Country Status (4)

Country Link
US (1) US6301144B1 (https=)
JP (1) JP2001067899A (https=)
KR (1) KR100370901B1 (https=)
TW (1) TW501272B (https=)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6295618B1 (en) * 1998-08-25 2001-09-25 Micron Technology, Inc. Method and apparatus for data compression in memory devices
KR100451462B1 (ko) * 2002-09-03 2004-10-08 주식회사 하이닉스반도체 컴프레스 테스트 장치
GB2626959A (en) * 2023-02-08 2024-08-14 Pragmatic Semiconductor Ltd Memory circuitry

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
NL7416755A (nl) * 1974-12-23 1976-06-25 Philips Nv Werkwijze en inrichting voor het testen van een digitaal geheugen.
KR900005666B1 (ko) 1984-08-30 1990-08-03 미쓰비시전기 주식회사 반도체기억장치
JPH07262797A (ja) 1994-02-02 1995-10-13 Hitachi Ltd 半導体集積回路装置

Also Published As

Publication number Publication date
US6301144B1 (en) 2001-10-09
TW501272B (en) 2002-09-01
KR20010030148A (ko) 2001-04-16
KR100370901B1 (ko) 2003-02-05

Similar Documents

Publication Publication Date Title
US6453400B1 (en) Semiconductor integrated circuit device
US6377501B2 (en) Semiconductor integrated circuit device
US6243279B1 (en) Semiconductor integrated circuit device
US4044339A (en) Block oriented random access memory
US20050281123A1 (en) Memory with address management
US8687435B2 (en) System and method for reducing pin-count of memory devices, and memory device testers for same
US6339817B1 (en) Semiconductor memory including main and sub memory portions having plural memory cell groups and a bidirectional data transfer circuit
US5812483A (en) Integrated circuit memory devices including split word lines and predecoders and related methods
KR100356091B1 (ko) 반도체 기억 장치
US5519655A (en) Memory architecture using new power saving row decode implementation
EP1116237B1 (en) Block write circuit and method for wide data path memory devices
US6198667B1 (en) Plural memory banks device that can simultaneously read from or write to all of the memory banks during testing
US6956780B2 (en) Semiconductor memory device having direct sense amplifier implemented in hierarchical input/output line architecture
JP2001210099A (ja) 半導体集積回路
US6330202B1 (en) Semiconductor memory device having write data line
JP2001067899A (ja) 半導体記憶装置
US20030002320A1 (en) Memory device
US5506849A (en) Semiconductor memory device capable of performing an overall test thereon at a shortened time period
US5991903A (en) Parallel bit test circuit for testing a semiconductor device in parallel bits
US6219297B1 (en) Dynamic random access memory that can be controlled by a controller for a less integrated dynamic random access memory
US6292416B1 (en) Apparatus and method of reducing the pre-charge time of bit lines in a random access memory
US20050122824A1 (en) Packet addressing programmable dual port memory devices and related methods
JP2000215692A (ja) 半導体記憶装置
US6292404B1 (en) Semiconductor memory
JP3179791B2 (ja) 半導体記憶装置

Legal Events

Date Code Title Description
A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20050221

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20050221

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20071018

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20071204

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20090331

A02 Decision of refusal

Free format text: JAPANESE INTERMEDIATE CODE: A02

Effective date: 20090721