TW501272B - Semiconductor memory device - Google Patents

Semiconductor memory device Download PDF

Info

Publication number
TW501272B
TW501272B TW089116645A TW89116645A TW501272B TW 501272 B TW501272 B TW 501272B TW 089116645 A TW089116645 A TW 089116645A TW 89116645 A TW89116645 A TW 89116645A TW 501272 B TW501272 B TW 501272B
Authority
TW
Taiwan
Prior art keywords
data
mentioned
memory device
signal line
signal lines
Prior art date
Application number
TW089116645A
Other languages
English (en)
Chinese (zh)
Inventor
Munehiro Yoshida
Yohji Watanabe
Original Assignee
Toshiba Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Toshiba Corp filed Critical Toshiba Corp
Application granted granted Critical
Publication of TW501272B publication Critical patent/TW501272B/zh

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G11C7/1051—Data output circuits, e.g. read-out amplifiers, data output buffers, data output registers, data output level conversion circuits
    • G11C7/1057—Data output buffers, e.g. comprising level conversion circuits, circuits for adapting load
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G11C7/1051—Data output circuits, e.g. read-out amplifiers, data output buffers, data output registers, data output level conversion circuits

Landscapes

  • For Increasing The Reliability Of Semiconductor Memories (AREA)
  • Dram (AREA)
  • Semiconductor Memories (AREA)
  • Compression, Expansion, Code Conversion, And Decoders (AREA)
TW089116645A 1999-08-31 2000-08-17 Semiconductor memory device TW501272B (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP24617399A JP2001067899A (ja) 1999-08-31 1999-08-31 半導体記憶装置

Publications (1)

Publication Number Publication Date
TW501272B true TW501272B (en) 2002-09-01

Family

ID=17144611

Family Applications (1)

Application Number Title Priority Date Filing Date
TW089116645A TW501272B (en) 1999-08-31 2000-08-17 Semiconductor memory device

Country Status (4)

Country Link
US (1) US6301144B1 (https=)
JP (1) JP2001067899A (https=)
KR (1) KR100370901B1 (https=)
TW (1) TW501272B (https=)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6295618B1 (en) * 1998-08-25 2001-09-25 Micron Technology, Inc. Method and apparatus for data compression in memory devices
KR100451462B1 (ko) * 2002-09-03 2004-10-08 주식회사 하이닉스반도체 컴프레스 테스트 장치
GB2626959A (en) * 2023-02-08 2024-08-14 Pragmatic Semiconductor Ltd Memory circuitry

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
NL7416755A (nl) * 1974-12-23 1976-06-25 Philips Nv Werkwijze en inrichting voor het testen van een digitaal geheugen.
KR900005666B1 (ko) 1984-08-30 1990-08-03 미쓰비시전기 주식회사 반도체기억장치
JPH07262797A (ja) 1994-02-02 1995-10-13 Hitachi Ltd 半導体集積回路装置

Also Published As

Publication number Publication date
US6301144B1 (en) 2001-10-09
JP2001067899A (ja) 2001-03-16
KR20010030148A (ko) 2001-04-16
KR100370901B1 (ko) 2003-02-05

Similar Documents

Publication Publication Date Title
US5257236A (en) Static RAM
TW512344B (en) SDRAM having posted CAS function of JEDEC standard
CN101136245B (zh) 半导体存储器件
TW380275B (en) Semiconductor memory device
JPS60193193A (ja) メモリｌｓｉ
KR0154586B1 (ko) 반도체 기억장치
KR19990013547A (ko) 개선된 싱크로너스 디램과 로직이 하나의 칩에 병합된 반도체장치
TW417107B (en) Dram with edge sense amplifiers which are activated along with sense amplifiers internal to the array during a read cycle
TW425549B (en) Semiconductor memory device
TW451458B (en) Semiconductor memory device
JPH0349092A (ja) 半導体集積回路メモリのためのテスト信号発生器およびテスト方法
EP0890953A3 (en) Memory device providing burst read access and write access from a single address input
TW501272B (en) Semiconductor memory device
TW403913B (en) Integrate dram with high speed interleaving
US6158036A (en) Merged memory and logic (MML) integrated circuits including built-in test circuits and methods
TW498329B (en) Semiconductor memory device
TW448562B (en) Static random access memory
TW403906B (en) Semiconductor memory device having test mode
TW578164B (en) Synchronous semiconductor memory device having multi-bank scheme
KR20000016848A (ko) 반도체기억장치
TW591661B (en) Semiconductor integrated circuit
TW591667B (en) Semiconductor memory device and data output buffer thereof
TW540049B (en) Semiconductor memory device
TW205113B (https=)
JP2001243797A (ja) 半導体装置及びその試験方法

Legal Events

Date Code Title Description
GD4A Issue of patent certificate for granted invention patent
MM4A Annulment or lapse of patent due to non-payment of fees