JP2001067277A - 試験ユニット - Google Patents
試験ユニットInfo
- Publication number
- JP2001067277A JP2001067277A JP2000215443A JP2000215443A JP2001067277A JP 2001067277 A JP2001067277 A JP 2001067277A JP 2000215443 A JP2000215443 A JP 2000215443A JP 2000215443 A JP2000215443 A JP 2000215443A JP 2001067277 A JP2001067277 A JP 2001067277A
- Authority
- JP
- Japan
- Prior art keywords
- bus
- data
- unit
- test
- data pattern
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/22—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing
- G06F11/2205—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing using arrangements specific to the hardware being tested
- G06F11/221—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing using arrangements specific to the hardware being tested to test buses, lines or interfaces, e.g. stuck-at or open line faults
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/22—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing
- G06F11/26—Functional testing
- G06F11/273—Tester hardware, i.e. output processing circuits
- G06F11/277—Tester hardware, i.e. output processing circuits with comparison between actual response and known fault-free response
Landscapes
- Engineering & Computer Science (AREA)
- General Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Computer Hardware Design (AREA)
- Quality & Reliability (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Test And Diagnosis Of Digital Computers (AREA)
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| EP99114613.5 | 1999-07-26 | ||
| EP99114613A EP1020798B1 (en) | 1999-07-26 | 1999-07-26 | Unidirectional verification of bus-based systems |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JP2001067277A true JP2001067277A (ja) | 2001-03-16 |
| JP2001067277A5 JP2001067277A5 (enExample) | 2007-08-16 |
Family
ID=8238661
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2000215443A Pending JP2001067277A (ja) | 1999-07-26 | 2000-07-17 | 試験ユニット |
Country Status (4)
| Country | Link |
|---|---|
| US (1) | US6735728B1 (enExample) |
| EP (1) | EP1020798B1 (enExample) |
| JP (1) | JP2001067277A (enExample) |
| DE (1) | DE69900971T2 (enExample) |
Families Citing this family (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20060200720A1 (en) * | 2005-03-01 | 2006-09-07 | David Grimme | Generating and verifying read and write cycles in a PCI bus system |
| US8095769B2 (en) * | 2008-08-19 | 2012-01-10 | Freescale Semiconductor, Inc. | Method for address comparison and a device having address comparison capabilities |
| CN104795802B (zh) * | 2014-01-16 | 2018-07-10 | 西门子公司 | 具有通信总线故障诊断功能的保护装置、系统及方法 |
| US11106788B2 (en) | 2018-11-08 | 2021-08-31 | Hewlett Packard Enterprise Development Lp | Security for active data request streams |
Family Cites Families (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| DE2158433C3 (de) * | 1971-11-25 | 1975-07-31 | Ibm Deutschland Gmbh, 7000 Stuttgart | Verfahren und Einrichtung zur Fehlerprüfung und Fehlerlokalisierung in einer moduleren Datenverarbeitungsanlage |
| US4622669A (en) * | 1983-02-07 | 1986-11-11 | Motorola, Inc. | Test module for asynchronous bus |
| JPH01214949A (ja) * | 1988-02-23 | 1989-08-29 | Fujitsu Ltd | バス異常監視方式 |
| US5197062A (en) * | 1991-09-04 | 1993-03-23 | Picklesimer David D | Method and system for simultaneous analysis of multiplexed channels |
| DE4333953A1 (de) * | 1992-12-04 | 1994-06-09 | Siemens Ag | Verfahren zur Überprüfung eines unidirektionalen Datenkanals |
| US5596715A (en) * | 1993-07-06 | 1997-01-21 | Digital Equipment Corporation | Method and apparatus for testing high speed busses using gray-code data |
| US5822513A (en) * | 1996-09-27 | 1998-10-13 | Emc Corporation | Method and apparatus for detecting stale write data |
-
1999
- 1999-07-26 DE DE69900971T patent/DE69900971T2/de not_active Expired - Fee Related
- 1999-07-26 EP EP99114613A patent/EP1020798B1/en not_active Expired - Lifetime
-
2000
- 2000-07-17 JP JP2000215443A patent/JP2001067277A/ja active Pending
- 2000-07-25 US US09/626,290 patent/US6735728B1/en not_active Expired - Fee Related
Also Published As
| Publication number | Publication date |
|---|---|
| US6735728B1 (en) | 2004-05-11 |
| DE69900971T2 (de) | 2004-03-18 |
| EP1020798A1 (en) | 2000-07-19 |
| EP1020798B1 (en) | 2002-03-06 |
| DE69900971D1 (de) | 2002-04-11 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN106371954B (zh) | 基于10位从机地址的i2c总线验证的方法及系统 | |
| EP0433818A2 (en) | Method for configuring a computer bus adapter circuit board without the use of jumpers or switches | |
| PL180620B1 (pl) | System komputerowy PL PL PL PL PL | |
| JP4722228B2 (ja) | 試験装置、試験方法およびシステム | |
| JP2001067277A (ja) | 試験ユニット | |
| WO2002021775A1 (en) | Plural station memory data sharing system | |
| KR102303424B1 (ko) | 랜덤 액세스 메모리를 포함하는 하나 이상의 처리 유닛을 위한 직접 메모리 액세스 제어 장치 | |
| CN111090843B (zh) | 一种离线授权方法及系统 | |
| US7065621B2 (en) | System and method for implementing a hidden address in a communication module | |
| JP2020506482A (ja) | コヒーレント相互接続システムにおける読み取りトランザクショントラッカーのライフタイム | |
| CN109697310B (zh) | 一种应用于ahb总线矩阵设计的功能验证方法与系统 | |
| EP1700223B1 (en) | Chipset feature detection and configuration by an i/o device | |
| CN111625492A (zh) | 多芯片无寻址通信方法、电子装置和介质 | |
| US5745787A (en) | System for inhibiting by an as yet not initialized peripheral equipment that addressed by permission signal to forward permission signal to a following peripheral equipment | |
| US6560724B1 (en) | Random message verification technique | |
| KR101016984B1 (ko) | 집적 회로 및 요청 전송 방법 | |
| KR100720145B1 (ko) | 마스터 모듈, 기능 모듈과 이를 포함하는 전자 디바이스 및id데이터 설정방법 | |
| CN118982993B (zh) | Sas基地址的确定方法、装置、设备、存储介质及程序产品 | |
| TWI903232B (zh) | 功能測試裝置及系統 | |
| CN113067654B (zh) | 一种同步选源端口状态测试方法及测试设备 | |
| CN120358173B (zh) | Ntb跨主机域的验证系统、方法、计算机设备及介质 | |
| JP2002198990A (ja) | データ通信方式およびデータ通信用ic | |
| KR100261080B1 (ko) | Pci버스와isa버스사이의통신제어회로및알고리듬 | |
| US20020100799A1 (en) | Method and system for ensuring connection of a module to an electronic apparatus | |
| KR100469235B1 (ko) | 통신시스템의 기지국에 적용되는 송수신 패킷 라우팅 장치 및 패킷 라우팅 장치에 적용되는 루프 테스트 방법 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| RD04 | Notification of resignation of power of attorney |
Free format text: JAPANESE INTERMEDIATE CODE: A7424 Effective date: 20060425 |
|
| RD04 | Notification of resignation of power of attorney |
Free format text: JAPANESE INTERMEDIATE CODE: A7424 Effective date: 20060817 |
|
| RD02 | Notification of acceptance of power of attorney |
Free format text: JAPANESE INTERMEDIATE CODE: A7422 Effective date: 20070508 |
|
| RD04 | Notification of resignation of power of attorney |
Free format text: JAPANESE INTERMEDIATE CODE: A7424 Effective date: 20070516 |
|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20070628 |
|
| A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20070628 |
|
| A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20090617 |
|
| A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20090623 |
|
| A02 | Decision of refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A02 Effective date: 20091117 |