DE69900971T2 - Unidirektionale Prüfung von bus-basiertem System - Google Patents

Unidirektionale Prüfung von bus-basiertem System Download PDF

Info

Publication number
DE69900971T2
DE69900971T2 DE69900971T DE69900971T DE69900971T2 DE 69900971 T2 DE69900971 T2 DE 69900971T2 DE 69900971 T DE69900971 T DE 69900971T DE 69900971 T DE69900971 T DE 69900971T DE 69900971 T2 DE69900971 T2 DE 69900971T2
Authority
DE
Germany
Prior art keywords
data
unit
data pattern
bus
test
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
DE69900971T
Other languages
German (de)
English (en)
Other versions
DE69900971D1 (de
Inventor
Herbert Tiedemann
Jochen Rivoir
Tilmann Wendel
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Agilent Technologies Inc
Original Assignee
Agilent Technologies Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Agilent Technologies Inc filed Critical Agilent Technologies Inc
Application granted granted Critical
Publication of DE69900971D1 publication Critical patent/DE69900971D1/de
Publication of DE69900971T2 publication Critical patent/DE69900971T2/de
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/22—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing
    • G06F11/2205—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing using arrangements specific to the hardware being tested
    • G06F11/221—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing using arrangements specific to the hardware being tested to test buses, lines or interfaces, e.g. stuck-at or open line faults
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/22—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing
    • G06F11/26—Functional testing
    • G06F11/273—Tester hardware, i.e. output processing circuits
    • G06F11/277—Tester hardware, i.e. output processing circuits with comparison between actual response and known fault-free response

Landscapes

  • Engineering & Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Quality & Reliability (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Test And Diagnosis Of Digital Computers (AREA)
DE69900971T 1999-07-26 1999-07-26 Unidirektionale Prüfung von bus-basiertem System Expired - Fee Related DE69900971T2 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
EP99114613A EP1020798B1 (en) 1999-07-26 1999-07-26 Unidirectional verification of bus-based systems

Publications (2)

Publication Number Publication Date
DE69900971D1 DE69900971D1 (de) 2002-04-11
DE69900971T2 true DE69900971T2 (de) 2004-03-18

Family

ID=8238661

Family Applications (1)

Application Number Title Priority Date Filing Date
DE69900971T Expired - Fee Related DE69900971T2 (de) 1999-07-26 1999-07-26 Unidirektionale Prüfung von bus-basiertem System

Country Status (4)

Country Link
US (1) US6735728B1 (enExample)
EP (1) EP1020798B1 (enExample)
JP (1) JP2001067277A (enExample)
DE (1) DE69900971T2 (enExample)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20060200720A1 (en) * 2005-03-01 2006-09-07 David Grimme Generating and verifying read and write cycles in a PCI bus system
US8095769B2 (en) * 2008-08-19 2012-01-10 Freescale Semiconductor, Inc. Method for address comparison and a device having address comparison capabilities
CN104795802B (zh) * 2014-01-16 2018-07-10 西门子公司 具有通信总线故障诊断功能的保护装置、系统及方法
US11106788B2 (en) 2018-11-08 2021-08-31 Hewlett Packard Enterprise Development Lp Security for active data request streams

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE2158433C3 (de) * 1971-11-25 1975-07-31 Ibm Deutschland Gmbh, 7000 Stuttgart Verfahren und Einrichtung zur Fehlerprüfung und Fehlerlokalisierung in einer moduleren Datenverarbeitungsanlage
US4622669A (en) * 1983-02-07 1986-11-11 Motorola, Inc. Test module for asynchronous bus
JPH01214949A (ja) * 1988-02-23 1989-08-29 Fujitsu Ltd バス異常監視方式
US5197062A (en) * 1991-09-04 1993-03-23 Picklesimer David D Method and system for simultaneous analysis of multiplexed channels
DE4333953A1 (de) * 1992-12-04 1994-06-09 Siemens Ag Verfahren zur Überprüfung eines unidirektionalen Datenkanals
US5596715A (en) * 1993-07-06 1997-01-21 Digital Equipment Corporation Method and apparatus for testing high speed busses using gray-code data
US5822513A (en) * 1996-09-27 1998-10-13 Emc Corporation Method and apparatus for detecting stale write data

Also Published As

Publication number Publication date
US6735728B1 (en) 2004-05-11
EP1020798A1 (en) 2000-07-19
EP1020798B1 (en) 2002-03-06
DE69900971D1 (de) 2002-04-11
JP2001067277A (ja) 2001-03-16

Similar Documents

Publication Publication Date Title
DE69123663T2 (de) Kanäle in einem Rechnerein-Ausgabesystem
DE68917388T2 (de) Rechneranlage mit einer zentralen Zwischenverbindung.
DE3809129C2 (de) Verfahren und Vorrichtung zur Steuerung von videotechnischen Geräten
DE3422363C2 (enExample)
DE3586486T2 (de) Interface-vorrichtung zwischen mindestens einem kanal und mindestens einem bus.
DE4135830C2 (de) Parallelinterface
DE3301628A1 (de) Schaltungsanordnung fuer den datenaustausch zwischen zwei rechnern
WO2001007974A1 (de) Verfahren zum konfigurieren eines feldbus-teilnehmers
DE102007029833B4 (de) Mikrocontroller mit Datenmodifikationsmodul und System umfassend ein Datenmodifikationsmodul
DE112021003094T5 (de) System und verfahren zum planen von gemeinsam nutzbaren pcie-endpunktvorrichtungen
EP1509005B1 (de) Verfahren und Vorrichtung zur Übertragung von Daten über ein Busnetz mittels Broadcast
DE69215977T2 (de) System und Verfahren zum Erkennen von falschen Abschlusswiderständen und Kurzschlüssen in einem Netzwerk
DE112007001991T5 (de) Verfahren und System zum Validieren eines Schreibvorgangs für eine Baugruppe auf einem seriellen Bus
DE69524320T2 (de) Digitale Kommunikationsein- und ausgangsschnittstelle
DE69900971T2 (de) Unidirektionale Prüfung von bus-basiertem System
DE102007006508B4 (de) Mikrocontroller mit Speicher-Trace-Modul
DE102023136905A1 (de) Verifikationssystem für ein i2s-busprotokoll
DE69830231T2 (de) Steuerverfahren für vermittlungseinheit und danach arbeitende anordnung
EP1680895B1 (de) Anlage zum übertragen von daten in einem seriellen, bidirektionalen bus
DE112022005200T5 (de) System und Verfahren zum flexiblen Überwechseln von Datenpaketen unterschiedlicher Protokolle
EP0392328A2 (de) Verfahren zur ständigen Prüfung einer signaltechnisch sicheren Bildschirmdarstellung
DE69315785T2 (de) Modulare Vorrichtung zum Koppeln und zum Multiplexen von unterschiedlichen Bussen
DE68914831T2 (de) Terminalanpassungseinrichtung mit Empfänger von mehreren HDLC-Kommunikationskanälen zur Bearbeitung der Netzsteuerungsrahmen.
DE102010063528B4 (de) Verfahren zum Verbinden von Busleitungen zu Bussen und Vorrichtung zur Ausführung des Verfahrens
DE19846914C2 (de) Datenbus und Verfahren zum Kommunizieren zweier Baugruppen mittels eines solchen Datenbusses

Legal Events

Date Code Title Description
8332 No legal effect for de
8370 Indication of lapse of patent is to be deleted
8364 No opposition during term of opposition
8327 Change in the person/name/address of the patent owner

Owner name: AGILENT TECHNOLOGIES, INC. (N.D.GES.D. STAATES, US

8339 Ceased/non-payment of the annual fee