JP2001044772A - Semiconductor integrated circuit - Google Patents

Semiconductor integrated circuit

Info

Publication number
JP2001044772A
JP2001044772A JP11221149A JP22114999A JP2001044772A JP 2001044772 A JP2001044772 A JP 2001044772A JP 11221149 A JP11221149 A JP 11221149A JP 22114999 A JP22114999 A JP 22114999A JP 2001044772 A JP2001044772 A JP 2001044772A
Authority
JP
Japan
Prior art keywords
voltage
mos transistor
power supply
voltage comparator
emitter
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Withdrawn
Application number
JP11221149A
Other languages
Japanese (ja)
Inventor
Masayuki Yamadaya
政幸 山田谷
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fuji Electric Co Ltd
Original Assignee
Fuji Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fuji Electric Co Ltd filed Critical Fuji Electric Co Ltd
Priority to JP11221149A priority Critical patent/JP2001044772A/en
Publication of JP2001044772A publication Critical patent/JP2001044772A/en
Withdrawn legal-status Critical Current

Links

Abstract

PROBLEM TO BE SOLVED: To provide a method that easily extends a common mode input voltage range of a voltage comparator. SOLUTION: This semiconductor integrated circuit comprises a voltage comparator consisting of current sources 1-1-1-4, P-channel MOS transistors(TRs) 3-1, 3-2, and N-channel MOS TRs 4-1-4-3 and to which npn bipolar TRs 2-1, 2-2 are added. A base-emitter voltage VBE of each npn TR 2 is added to input voltages V1, V2 and the voltage comparator compares a voltage (V1+VBE) with a voltage (V2+VBE). Each of the voltage is within a common mode input voltage range to allow the operation of the voltage comparator, and the common mode input voltage range can be extended by a voltage equivalent to the voltage VBE.

Description

【発明の詳細な説明】DETAILED DESCRIPTION OF THE INVENTION

【0001】[0001]

【発明の属する技術分野】この発明は、主に半導体集積
回路に用いられる電圧比較器に関する。
The present invention relates to a voltage comparator mainly used for a semiconductor integrated circuit.

【0002】[0002]

【従来の技術】電圧比較器は複数の電圧レベルを比較す
る回路であり、比較できる電圧範囲(同相入力電圧範
囲)は、回路構成から電圧比較器に印加される電源電圧
範囲に比べて小さくなってしまう。従って、電源電圧も
しくは接地レベルに近い電圧を比較することができなく
なってしまう。この場合、一般的には差動段の極性を変
更(受け口をPチャネルからNチャネルへ、またはNチ
ャネルからPチャネルへ)することで、電源電圧もしく
は接地レベルに近い電圧を比較することができるように
なるが、差動段を構成する素子の耐電圧以上の電源電圧
の場合にはこれができない。
2. Description of the Related Art A voltage comparator is a circuit for comparing a plurality of voltage levels, and a voltage range that can be compared (in-phase input voltage range) is smaller than a power supply voltage range applied to the voltage comparator due to the circuit configuration. Would. Therefore, it becomes impossible to compare a power supply voltage or a voltage close to the ground level. In this case, generally, by changing the polarity of the differential stage (the receiving port is changed from the P channel to the N channel or from the N channel to the P channel), a voltage close to the power supply voltage or the ground level can be compared. However, this cannot be done when the power supply voltage is higher than the withstand voltage of the elements constituting the differential stage.

【0003】[0003]

【発明が解決しようとする課題】電圧比較器の入力電圧
が同相入力電圧範囲を超えている場合、電圧の比較は行
えない。そこでさらに高い別電源を用いたりして、入力
電圧を十分に含むように変更しなくてはならない。しか
しながらこの場合、回路を大幅に変更して回路規模も大
きくなる、あるいは使用するデバイスを変更する必要が
でてきて、容易には実現できない。
If the input voltage of the voltage comparator exceeds the common-mode input voltage range, the voltage cannot be compared. Therefore, it is necessary to use a higher power supply and change the voltage so as to sufficiently include the input voltage. However, in this case, the circuit is largely changed to increase the circuit scale, or it is necessary to change the device to be used, so that it cannot be easily realized.

【0004】本発明は、上記の課題に鑑みてなされたも
ので、その目的とするところは、電圧比較器において同
相入力電圧範囲の幅を拡げることのできる半導体集積回
路を提供することにある。
The present invention has been made in view of the above problems, and an object of the present invention is to provide a semiconductor integrated circuit capable of expanding a common mode input voltage range in a voltage comparator.

【0005】[0005]

【課題を解決するための手段】上記課題を解決するため
に、本発明においては、電圧比較器の入力部にそれぞれ
バイポーラトランジスタのエミッタを接続し、コレクタ
を第1あるいは第2の電源端子のいずれかに接続し、ベ
ースを入力とし、前記エミッタと前記コレクタを接続し
ない側の電源端子との間に定電流源を接続するようにし
た。
According to the present invention, an emitter of a bipolar transistor is connected to an input of a voltage comparator, and a collector is connected to a first or second power supply terminal. And the base is used as an input, and a constant current source is connected between the emitter and the power supply terminal not connected to the collector.

【0006】[0006]

【発明の実施の形態】図1は本発明の実施例を示す電圧
比較器の回路図である。電源Vから定電流源1−1を介
してソースを共通とするPチャネルMOSトランジスタ
3−1、3−2を接続し、MOSトランジスタ3−1の
ドレインにNチャネルMOSトランジスタ4−1のゲー
トとドレインとを接続し、MOSトランジスタ4−1の
ゲートにMOSトランジスタ4−2のゲートを接続し、
MOSトランジスタ4−2のドレインをMOSトランジ
スタ3−2のドレインに接続し、MOSトランジスタ3
−2のドレインをNチャネルMOSトランジスタ4−3
のゲートに接続し、MOSトランジスタ4−3のドレイ
ンを定電流源1−2を介して電源Vに接続し、MOSト
ランジスタ4−3のドレインを出力とし、各Nチャネル
MOSトランジスタ4のソースはそれぞれ接地GNDす
る。ここまでは通常の電圧比較器の回路である。次に、
MOSトランジスタ3−1のゲートにnpnバイポーラ
トランジスタ2−1のエミッタを接続し、このトランジ
スタ2−1のコレクタを電源Vに接続し、エミッタと接
地GNDとの間に定電流源1−3を接続し、ベースを一
方の入力部とし、MOSトランジスタ3−2のゲートに
npnバイポーラトランジスタ2−2のエミッタを接続
し、このトランジスタ2−2のコレクタを電源Vに接続
し、エミッタと接地GNDとの間に定電流源1−4を接
続し、ベースを他方の入力部とする。定電流源は通常用
いられているトランジスタのベースとエミッタ間にダイ
オードを接続したものでよい。
FIG. 1 is a circuit diagram of a voltage comparator showing an embodiment of the present invention. P-channel MOS transistors 3-1 and 3-2 having a common source are connected from the power supply V via a constant current source 1-1, and the drain of the MOS transistor 3-1 is connected to the gate of the N-channel MOS transistor 4-1. Connected to the drain, and the gate of the MOS transistor 4-2 is connected to the gate of the MOS transistor 4-1.
The drain of the MOS transistor 4-2 is connected to the drain of the MOS transistor 3-2.
-2 is an N-channel MOS transistor 4-3
, The drain of the MOS transistor 4-3 is connected to the power supply V via the constant current source 1-2, the drain of the MOS transistor 4-3 is output, and the source of each N-channel MOS transistor 4 is Ground GND. Up to this point, the circuit of the ordinary voltage comparator is used. next,
The emitter of the npn bipolar transistor 2-1 is connected to the gate of the MOS transistor 3-1. The collector of the transistor 2-1 is connected to the power supply V. The constant current source 1-3 is connected between the emitter and the ground GND. The base is used as one input part, the emitter of the npn bipolar transistor 2-2 is connected to the gate of the MOS transistor 3-2, the collector of the transistor 2-2 is connected to the power supply V, and the emitter is connected to the ground GND. A constant current source 1-4 is connected therebetween, and the base is used as the other input unit. The constant current source may be one in which a diode is connected between the base and the emitter of a commonly used transistor.

【0007】図1においては、入力電圧はV1,V2で
あり、これにnpnバイポーラトランジスタ2のベース
・エミッタ間電圧VBEが加算され、(V1+VBE)と
(V2+VBE)の電圧を比較することとなる。この場
合、図3に示すように、比較する電圧(V1+VBE)お
よび(V2+VBE)が同相入力電圧範囲に収まってお
り、電圧比較器は動作できる。VBEに相当する電圧分だ
け同相入力電圧範囲を拡げることになる。なお、図3に
おける斜線部は電圧比較器が動作しない領域を示してい
る。
In FIG. 1, the input voltages are V1 and V2, and the base-emitter voltage V BE of the npn bipolar transistor 2 is added to the input voltages to compare (V1 + V BE ) with (V2 + V BE ). Becomes In this case, as shown in FIG. 3, the voltages (V1 + V BE ) and (V2 + V BE ) to be compared are within the common-mode input voltage range, and the voltage comparator can operate. The common mode input voltage range is extended by the voltage corresponding to V BE . Note that the hatched portion in FIG. 3 indicates a region where the voltage comparator does not operate.

【0008】図2は本発明の他の実施例を示す電圧比較
器の回路図である。接地GNDから定電流源1−5を介
してソースを共通とするNチャネルMOSトランジスタ
4−4、4−5を接続し、MOSトランジスタ4−4の
ドレインにPチャネルMOSトランジスタ3−3のゲー
トとドレインとを接続し、MOSトランジスタ3−3の
ゲートにMOSトランジスタ3−4のゲートを接続し、
MOSトランジスタ3−4のドレインをMOSトランジ
スタ4−5のドレインに接続し、MOSトランジスタ4
−5のドレインをPチャネルMOSトランジスタ3−5
のゲートに接続し、MOSトランジスタ3−5のドレイ
ンを定電流源1−6を介して接地GNDに接続し、MO
Sトランジスタ3−5のドレインから出力する。各Pチ
ャネルMOSトランジスタ3のソースはそれぞれ電源V
に接続する。ここまでは通常の電圧比較器の回路であ
る。次に、MOSトランジスタ4−4のゲートにpnp
バイポーラトランジスタ5−1のエミッタを接続し、こ
のトランジスタ5−1のコレクタを接地GNDに接続
し、エミッタと電源Vとの間に定電流源1−7を接続
し、ベースを一方の入力部とし、また、MOSトランジ
スタ4−5のゲートにpnpバイポーラトランジスタ5
−2のエミッタを接続し、このトランジスタ5−2のコ
レクタを接地GNDに接続し、エミッタと電源Vとの間
に定電流源1−8を接続し、ベースを他方の入力部とす
る。
FIG. 2 is a circuit diagram of a voltage comparator showing another embodiment of the present invention. N-channel MOS transistors 4-4, 4-5 having a common source are connected from the ground GND via a constant current source 1-5, and the drain of the MOS transistor 4-4 is connected to the gate of the P-channel MOS transistor 3-3. Connected to the drain, the gate of the MOS transistor 3-4 is connected to the gate of the MOS transistor 3-3,
The drain of the MOS transistor 3-4 is connected to the drain of the MOS transistor 4-5.
−5 drain to P-channel MOS transistor 3-5
And the drain of the MOS transistor 3-5 is connected to the ground GND via the constant current source 1-6.
Output from the drain of S transistor 3-5. The source of each P-channel MOS transistor 3 is a power supply V
Connect to Up to this point, the circuit of the ordinary voltage comparator is used. Next, pnp is connected to the gate of the MOS transistor 4-4.
The emitter of the bipolar transistor 5-1 is connected, the collector of the transistor 5-1 is connected to the ground GND, the constant current source 1-7 is connected between the emitter and the power supply V, and the base is used as one input unit. The pnp bipolar transistor 5 is connected to the gate of the MOS transistor 4-5.
The collector of the transistor 5-2 is connected to the ground GND, the constant current source 1-8 is connected between the emitter and the power supply V, and the base is used as the other input section.

【0009】図2においては、入力電圧は同様にV1,
V2であり、これにpnpバイポーラトランジスタ5の
エミッタ・ベース間電圧VEBが加算され、(V1+
EB)と(V2+VEB)の電圧を比較することとなる。
この場合、図4に示すように、比較する電圧(V1+V
EB)および(V2+VEB)が同相入力電圧範囲に収まっ
ており、電圧比較器は動作できる。VBEに相当する電圧
分だけ同相入力電圧範囲を拡げることになる。なお、図
4における斜線部は電圧比較器が動作しない領域を示し
ている。
In FIG. 2, the input voltages are similarly V1,
V2, to which the emitter-base voltage V EB of the pnp bipolar transistor 5 is added, and (V1 +
V EB ) and (V 2 + V EB ) are compared.
In this case, as shown in FIG. 4, the voltage to be compared (V1 + V
EB ) and (V2 + V EB ) are within the common mode input voltage range, and the voltage comparator can operate. The common mode input voltage range is extended by the voltage corresponding to V BE . The hatched portion in FIG. 4 indicates a region where the voltage comparator does not operate.

【0010】[0010]

【発明の効果】本発明によれば、電圧比較器の入力部に
バイポーラトランジスタを接続することにより、同相入
力電圧範囲を拡げることができる。
According to the present invention, the common-mode input voltage range can be expanded by connecting a bipolar transistor to the input section of the voltage comparator.

【図面の簡単な説明】[Brief description of the drawings]

【図1】この発明の実施例を示す電圧比較器の回路図。FIG. 1 is a circuit diagram of a voltage comparator showing an embodiment of the present invention.

【図2】この発明の他の実施例を示す電圧比較器の回路
図。
FIG. 2 is a circuit diagram of a voltage comparator showing another embodiment of the present invention.

【図3】図1の動作説明図。FIG. 3 is an operation explanatory diagram of FIG. 1;

【図4】図2の動作説明図。FIG. 4 is an operation explanatory diagram of FIG. 2;

【符号の説明】[Explanation of symbols]

1…電流源、2…npnバイポーラトランジスタ、3…
PチャネルMOSトランジスタ、4…NチャネルMOS
トランジスタ、5…pnpバイポーラトランジスタ。
DESCRIPTION OF SYMBOLS 1 ... Current source, 2 ... npn bipolar transistor, 3 ...
P-channel MOS transistor, 4 ... N-channel MOS
Transistor, 5 ... pnp bipolar transistor.

Claims (1)

【特許請求の範囲】[Claims] 【請求項1】電圧比較器の入力部にそれぞれバイポーラ
トランジスタのエミッタを接続し、コレクタを第1ある
いは第2の電源端子のいずれかに接続し、ベースを入力
とし、前記エミッタと前記コレクタを接続しない側の電
源端子との間に定電流源を接続することを特徴とした半
導体集積回路。
An input section of a voltage comparator is connected to an emitter of a bipolar transistor, a collector is connected to one of a first power supply terminal and a second power supply terminal, a base is input, and the emitter is connected to the collector. A semiconductor integrated circuit characterized in that a constant current source is connected between the power supply terminal and the power supply terminal on the other side.
JP11221149A 1999-08-04 1999-08-04 Semiconductor integrated circuit Withdrawn JP2001044772A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP11221149A JP2001044772A (en) 1999-08-04 1999-08-04 Semiconductor integrated circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP11221149A JP2001044772A (en) 1999-08-04 1999-08-04 Semiconductor integrated circuit

Publications (1)

Publication Number Publication Date
JP2001044772A true JP2001044772A (en) 2001-02-16

Family

ID=16762246

Family Applications (1)

Application Number Title Priority Date Filing Date
JP11221149A Withdrawn JP2001044772A (en) 1999-08-04 1999-08-04 Semiconductor integrated circuit

Country Status (1)

Country Link
JP (1) JP2001044772A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2009505600A (en) * 2005-08-24 2009-02-05 エヌエックスピー ビー ヴィ Linear transconductor for one-cycle controllers, especially for DC-DC switching converters

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2009505600A (en) * 2005-08-24 2009-02-05 エヌエックスピー ビー ヴィ Linear transconductor for one-cycle controllers, especially for DC-DC switching converters

Similar Documents

Publication Publication Date Title
JPH1075133A (en) Operating amplifier circuit
EP0441317A1 (en) Bi-CMOS logic gate circuits for low-voltage semiconductor integrated circuits
JPH0537324A (en) Multiplexer circuit
US4948990A (en) BiCMOS inverter circuit
JP4176152B2 (en) Voltage divider circuit
JP2001044772A (en) Semiconductor integrated circuit
JP2004032619A (en) Operational amplifier circuit
US4994694A (en) Complementary composite PNP transistor
JP3413445B2 (en) Input buffer circuit
JPH04253417A (en) Level shift circuit
JPH05248962A (en) Semiconductor temperature sensor
JPH11154835A (en) Differential amplifier
JP3963251B2 (en) Electronic circuit
JPH0517696Y2 (en)
JPH0497616A (en) Level shifter circuit
JPH06222089A (en) Window comparator
JP3042461B2 (en) Semiconductor integrated circuit
JPS63263816A (en) Schmitt trigger circuit formed into semiconductor integrated circuit
US20090315618A1 (en) Current mirror circuit
JPS6365715A (en) Semiconductor integrated circuit device
JP2710471B2 (en) Constant voltage supply circuit
JPH02276273A (en) Semiconductor integrated circuit device
JPH06164260A (en) Current mirror circuit
JPH0563545A (en) Bi-cmos circuit
JP2003152475A (en) Emitter follower circuit

Legal Events

Date Code Title Description
A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20031225

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20051027

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20051101

A761 Written withdrawal of application

Free format text: JAPANESE INTERMEDIATE CODE: A761

Effective date: 20060110