JP2000174434A - Manufacture of circuit substrate - Google Patents

Manufacture of circuit substrate

Info

Publication number
JP2000174434A
JP2000174434A JP10360021A JP36002198A JP2000174434A JP 2000174434 A JP2000174434 A JP 2000174434A JP 10360021 A JP10360021 A JP 10360021A JP 36002198 A JP36002198 A JP 36002198A JP 2000174434 A JP2000174434 A JP 2000174434A
Authority
JP
Japan
Prior art keywords
wiring pattern
circuit wiring
opening
connection terminal
hole
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP10360021A
Other languages
Japanese (ja)
Other versions
JP4010684B2 (en
Inventor
Shinichiro Kan
眞一郎 管
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Nippon Mektron KK
Original Assignee
Nippon Mektron KK
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nippon Mektron KK filed Critical Nippon Mektron KK
Priority to JP36002198A priority Critical patent/JP4010684B2/en
Publication of JP2000174434A publication Critical patent/JP2000174434A/en
Application granted granted Critical
Publication of JP4010684B2 publication Critical patent/JP4010684B2/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Landscapes

  • Printing Elements For Providing Electric Connections Between Printed Circuits (AREA)
  • Structure Of Printed Boards (AREA)

Abstract

PROBLEM TO BE SOLVED: To provide with high positional accuracy a method for manufacturing a circuit substrate which can accurately make fine through-holes for positioning of the substrate. SOLUTION: A circuit wiring pattern 3 is formed on one surface of a flexible insulating base material 1, and an isolated conductor piece 4 is formed together with the pattern 3, so as not to be connected to the pattern 3 and to cover sites corresponding to through-holes to be made in a positional relation with connecting terminal parts 9 of the pattern 3. Then, an opening 7 for the through- holes is made simultaneously as with the formation of openings 6 for the formation of connecting terminal parts 9 of the pattern 3, and subsequently the conductor piece 4 is removed in a final step to made the required through-holes.

Description

【発明の詳細な説明】DETAILED DESCRIPTION OF THE INVENTION

【0001】[0001]

【発明の属する技術分野】本発明は、回路基板の位置合
わせ等に設けられる微細な貫通孔を高い位置精度で高精
度に形成することの可能な回路基板の製造法に関する。
BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a method for manufacturing a circuit board capable of forming a fine through-hole provided for alignment of a circuit board or the like with high positional accuracy and high accuracy.

【0002】[0002]

【従来の技術】例えば可撓性回路基板のある種の形態の
ものでは、図2の如く可撓性絶縁べ−ス材20の一方面
に所要の回路配線パタ−ン21を形成し、その回路配線
パタ−ン21の一部に一端が接合すると共に他端が可撓
性絶縁べ−ス材20を貫通して露出するように接続用端
子部22を形成し、この接続用端子部22の露出面に金
等の耐食性の高い部材を用いたメッキ手段で表面処理層
24を形成すると共に、回路配線パタ−ン21の所定領
域の外面には絶縁性のフィルム又は樹脂を用いて表面保
護層23を形成し、そして、それらの回路配線パタ−ン
21に於ける露出した箇所の表面には他の接続用端子部
となる金等の耐食性の高い部材を用いたメッキ手段で表
面処理層25を形成し、また、上記接続用端子部22と
の位置関係に於いて可撓性絶縁べ−ス材20の所定の箇
所には貫通孔26を設けたものがあり、この貫通孔26
はこの回路基板の位置合わせ等に使用される。
2. Description of the Related Art In a certain type of flexible circuit board, for example, a required circuit wiring pattern 21 is formed on one surface of a flexible insulating base material 20 as shown in FIG. A connection terminal portion 22 is formed such that one end is joined to a part of the circuit wiring pattern 21 and the other end is exposed through the flexible insulating base material 20. A surface treatment layer 24 is formed on the exposed surface by plating means using a member having high corrosion resistance such as gold, and the surface of the circuit wiring pattern 21 is protected by using an insulating film or resin on an outer surface of a predetermined region. A layer 23 is formed, and a surface treatment layer is formed on the exposed surface of the circuit wiring pattern 21 by plating means using a highly corrosion-resistant member such as gold to be another connection terminal. 25, and in the positional relationship with the connection terminal portion 22 described above. Flexible insulation base - is a predetermined portion of the scan material 20 has those provided with through-holes 26, the through hole 26
Is used for positioning the circuit board.

【0003】ところで、上記の如き回路基板の高密度
化、微細化に伴って、その回路基板の位置合わせ等に設
けられる前記貫通孔26も微細化し、且つ高精度、高密
度なものが要求されている。このような貫通孔26を形
成する手段としては、一般的にはドリルや金型等の機械
的な加工手法が用いられる。
[0003] With the increase in the density and miniaturization of the circuit board as described above, the through-hole 26 provided for alignment of the circuit board and the like is also required to be miniaturized, and high precision and high density are required. ing. As a means for forming such a through hole 26, generally, a mechanical processing method such as a drill or a mold is used.

【0004】[0004]

【発明が解決しようとする課題】しかし、前記の如き貫
通孔を形成する場合、図3のように上記の可撓性回路基
板を作製した最終工程でドリルや金型等を用いて矢印の
箇所等に貫通孔を形成すると、その貫通孔と接続用端子
部22との位置精度を確保することが極めて困難とな
る。このような位置精度の問題は、それらの貫通孔及び
接続用端子部22が微細化し高密度になるに応じて顕著
なものとなる。
However, when the above-described through-hole is formed, as shown in FIG. 3, in the final step of manufacturing the above-mentioned flexible circuit board, a point indicated by an arrow is formed using a drill, a mold or the like. If a through-hole is formed in such a manner, it is extremely difficult to ensure the positional accuracy between the through-hole and the connection terminal portion 22. Such a problem of positional accuracy becomes more remarkable as the through holes and the connection terminal portions 22 become finer and have higher densities.

【0005】そこで、その貫通孔と接続用端子部22と
の位置精度を高める手法として、例えば、図4の如く回
路配線パタ−ン21や表面保護層23を形成した後の中
途の段階で、上記接続用端子部22を形成する為の開口
部27と同時に貫通孔26を形成することが有利である
が、この手法では前記表面処理層24等を形成する為の
工程でその貫通孔26が薬液のまわり込み等の問題を発
生し障害となる。
In order to improve the positional accuracy between the through hole and the connection terminal portion 22, for example, as shown in FIG. 4, at a halfway stage after forming the circuit wiring pattern 21 and the surface protection layer 23, as shown in FIG. It is advantageous to form the through-hole 26 simultaneously with the opening 27 for forming the connection terminal 22. In this method, the through-hole 26 is formed in the step for forming the surface treatment layer 24 and the like. Problems such as spillage of chemicals occur, which is an obstacle.

【0006】このような問題を解消する一法として、例
えば予め設けた貫通孔を適当な部材の充填などで塞ぐ手
法も考えられるが、この手法ではこのような貫通孔が微
細化し高密度に設けられる場合には採用が極めて困難で
あり、仮に可能であるとしても製造コストの上昇は避け
られない。
As a method of solving such a problem, for example, a method of closing a through hole provided in advance by filling a suitable member or the like can be considered. In this method, such a through hole is made finer and provided at a high density. In such cases, adoption is extremely difficult, and even if it is possible, an increase in manufacturing cost is inevitable.

【0007】本発明は、上記の如き諸問題を解消しなが
ら、回路基板の位置合わせ等に設けられる微細な貫通孔
を高い位置精度で高精度に形成することの可能な回路基
板の製造法を提供するものである。
The present invention provides a method of manufacturing a circuit board capable of forming a fine through-hole provided for alignment of the circuit board with high positional accuracy and high accuracy while solving the above-mentioned problems. To provide.

【0008】[0008]

【課題を解決するための手段】その為に、本発明に係る
回路基板の製造法では、可撓性絶縁べ−ス材の一方面に
所要の回路配線パタ−ンを形成すると共に、該回路配線
パタ−ンに接続されることなくその回路配線パタ−ンの
接続用端子部との位置関係に於いて設けられるべき貫通
孔の対応部位を覆うように孤立した導体片を前記回路配
線パタ−ンと共に形成し、前記回路配線パタ−ンの接続
用端子部を形成する為の開口部の形成と同時に前記貫通
孔の為の開口部を形成した後、最終工程で前記導体片を
除去して前記貫通孔を形成するものである。
Therefore, in the method of manufacturing a circuit board according to the present invention, a required circuit wiring pattern is formed on one surface of a flexible insulating base material, and the circuit board is formed. A conductor piece isolated so as to cover a corresponding portion of a through hole to be provided in a positional relationship with a connection terminal portion of the circuit wiring pattern without being connected to the wiring pattern is connected to the circuit wiring pattern. After forming an opening for forming the through-hole at the same time as forming an opening for forming a connection terminal portion of the circuit wiring pattern, the conductor piece is removed in a final step. The through hole is formed.

【0009】ここで、前記工程では、前記回路配線パタ
−ンの接続用端子部を形成する為の開口部にメッキ手段
で一端がその回路配線パタ−ンに接合すると共に他端が
前記可撓性絶縁べ−ス材上に露出するように前記接続用
端子部を形成し、この接続用端子部の露出面に耐食性の
高い表面処理層を前記導体片の除去工程前に形成する工
程を含むことができ、また、前記開口部は、レ−ザ−加
工手段、化学的エッチング手段又はフォトリソグラフィ
−手段で形成できる。
Here, in the step, one end is connected to the circuit wiring pattern by plating means at one end of the opening for forming a connection terminal of the circuit wiring pattern, and the other end is flexible. Forming the connection terminal portion so as to be exposed on the conductive insulating base material, and forming a surface treatment layer having high corrosion resistance on the exposed surface of the connection terminal portion before the conductor piece removing step. The opening can be formed by laser processing means, chemical etching means, or photolithography means.

【0010】[0010]

【発明の実施の形態】以下、図示の実施例を参照しなが
ら本発明を詳述する。図1は本発明に従って形成される
貫通孔を備えた可撓性の回路基板の製造工程図であり、
先ず、同図の(1)のように可撓性銅張積層板の使用又
は適当な可撓性絶縁べ−ス材の一方面にスパッタリング
手段等で導電層を有する材料の使用などで、可撓性絶縁
べ−ス材1の一方面に導電層2を備えたものを用意す
る。
DESCRIPTION OF THE PREFERRED EMBODIMENTS The present invention will be described below in detail with reference to the illustrated embodiments. FIG. 1 is a manufacturing process diagram of a flexible circuit board having a through hole formed according to the present invention;
First, as shown in (1) of the figure, use of a flexible copper-clad laminate or use of a material having a conductive layer on one side of a suitable flexible insulating base material by sputtering means or the like is possible. A flexible insulating base material 1 having a conductive layer 2 on one surface is prepared.

【0011】そこで、同図(2)の如く導電層2に対す
るエッチング手段で所要の回路配線パタ−ン3を形成す
ると同時に、後述の貫通孔を形成すべき位置に対応する
部位を覆うように、上記回路配線パタ−ン3等とは接続
されない、孤立したランド状或いは蓋状の導体片4を形
成しておく。そして、これらの回路配線パタ−ン3に於
ける外面の所定の領域には適宜表面保護層5を形成す
る。
Therefore, as shown in FIG. 2B, a required circuit wiring pattern 3 is formed by etching means for the conductive layer 2 and, at the same time, a portion corresponding to a position where a through hole to be described later is to be formed is covered. An isolated land-shaped or lid-shaped conductor piece 4 which is not connected to the circuit wiring pattern 3 or the like is formed. Then, a surface protection layer 5 is appropriately formed in a predetermined region on the outer surface of the circuit wiring pattern 3.

【0012】このような表面保護層5は、適当な絶縁フ
ィルムを貼り合わせて貼着する手法の他、感光性絶縁樹
脂に対するフォトリソグラフィ−手段や絶縁フィルム或
いは絶縁樹脂に対するレ−ザ−加工手段で不要な領域を
除去する手法で適宜形成することができる。
Such a surface protective layer 5 can be formed by a method of laminating an appropriate insulating film, a photolithographic means on a photosensitive insulating resin, or a laser processing means on an insulating film or an insulating resin. It can be formed as appropriate by a method of removing unnecessary regions.

【0013】次いで、同図(3)の如く、回路配線パタ
−ン3に対するバンプ状の接続用端子部を形成する為の
開口部6と位置合わせの為に用いられる貫通孔の為の開
口部7とをそれぞれ回路配線パタ−ン3及び導体片4が
位置する可撓性絶縁べ−ス材1の所定部位に同時に形成
する。
Next, as shown in FIG. 3 (3), an opening 6 for forming a bump-shaped connection terminal for the circuit wiring pattern 3 and an opening for a through hole used for alignment. 7 are simultaneously formed on predetermined portions of the flexible insulating base material 1 where the circuit wiring pattern 3 and the conductor piece 4 are located.

【0014】これらの開口部6、7は、可撓性絶縁べ−
ス材1に対するレ−ザ−加工手段、化学的エッチング手
段又はフォトリソグラフィ−手段で同時に形成できるの
で、それらを微細且つ相互に高い位置精度で高精度に形
成できる。
These openings 6 and 7 are provided with flexible insulating bases.
Since they can be formed simultaneously by laser processing means, chemical etching means or photolithography means for the substrate material 1, they can be formed finely and with high mutual positional accuracy.

【0015】斯かる工程後には、同図(4)のように、
回路配線パタ−ン3、導体片4及び表面保護層5を形成
した側に一様に適当なマスク層8を形成した段階で、銅
メッキ手段等を用いて開口部6に導電部材を形成するこ
とにより、一端が回路配線パタ−ン3に接合すると共に
他端が可撓性絶縁べ−ス材1上に露出するバンプ状の接
続用端子部9を形成することができる。
After such a step, as shown in FIG.
At the stage where an appropriate mask layer 8 is uniformly formed on the side where the circuit wiring pattern 3, the conductor piece 4 and the surface protection layer 5 are formed, a conductive member is formed in the opening 6 using a copper plating means or the like. Thus, a bump-shaped connection terminal portion 9 having one end joined to the circuit wiring pattern 3 and the other end exposed on the flexible insulating base material 1 can be formed.

【0016】このバンプ状の接続用端子部9を形成する
際には、導体片4は回路配線パタ−ン3等の他の導体部
と接続されずに孤立して形成されているので、導体片4
上に形成した開口部7にはメッキ部材が何ら付着せず、
従ってこの開口部7に対するマスキングは不要となる。
When the bump-shaped connection terminal portions 9 are formed, the conductor pieces 4 are formed in isolation without being connected to other conductor portions such as the circuit wiring pattern 3. Piece 4
No plating member adheres to the opening 7 formed above,
Therefore, masking of the opening 7 becomes unnecessary.

【0017】そこで、上記マスク層8を除去した段階
で、同図(5)の如く、両面に対する金メッキ手段等を
用いることにより、バンプ状の接続用端子部9の露出部
並びに回路配線パタ−ン3の端部等に露出して他の接続
用端子部となる部位にそれぞれ耐食性の高い表面処理層
10、11を形成することができる。
Then, at the stage where the mask layer 8 is removed, as shown in FIG. 5 (5), by using gold plating means or the like on both surfaces, the exposed portions of the bump-like connection terminal portions 9 and the circuit wiring pattern are formed. The surface treatment layers 10 and 11 having high corrosion resistance can be formed at the portions exposed to the end portions and the like of the third and serving as other connection terminal portions.

【0018】斯かる表面処理層10、11を形成する工
程でも、既述の如く導体片4は孤立して形成されている
ので、開口部7や導体片4にはメッキ処理は施されずマ
スキングも不要である。
In the step of forming the surface treatment layers 10 and 11 as well, since the conductor pieces 4 are formed in an isolated manner as described above, the openings 7 and the conductor pieces 4 are not subjected to plating treatment and are not masked. Is also unnecessary.

【0019】最後に、同図(6)の如く導体片4をエッ
チング手段で除去することにより、開口部7は位置合わ
せ等に用いられる貫通孔として形成される。導体片4の
エッチング除去の際には、バンプ状の接続用端子部9及
び回路配線パタ−ン3の端部に於ける他の接続用端子部
となる部位は、金等の耐食性の高い表面処理層10、1
1で被覆されているので、これらの露出部位が損傷を受
けることはなく、これにより微細且つ高い位置精度で高
精度な所要の貫通孔を備えた回路基板を安定に製作する
ことが可能となる。
Finally, by removing the conductor piece 4 by etching as shown in FIG. 6 (6), the opening 7 is formed as a through-hole used for alignment or the like. When the conductor piece 4 is removed by etching, the other connection terminal portions at the ends of the bump-shaped connection terminal portions 9 and the circuit wiring pattern 3 are made of a highly corrosion-resistant surface such as gold. Treatment layer 10, 1
1, the exposed portions are not damaged, so that it is possible to stably produce a circuit board having a required through hole with high precision and high precision. .

【0020】[0020]

【発明の効果】以上説明したように、本発明による回路
基板の製造法では、位置合わせ等に用いる貫通孔を回路
配線パタ−ンに形成される接続用端子部との位置関係に
於いて微細且つ高い位置精度で高精度に形成することが
できる。
As described above, in the method of manufacturing a circuit board according to the present invention, a through hole used for positioning or the like is finely defined in a positional relationship with a connection terminal portion formed in a circuit wiring pattern. In addition, it can be formed with high positional accuracy and high accuracy.

【0021】また、斯かる貫通孔の形成は、回路配線パ
タ−ンに形成される接続用端子部への金等の耐食性の高
い表面処理層の形成により、煩雑なマスキング工程を著
しく低減しながら行えるので、従来ではマスキングでき
なかった狭いピッチの回路配線パタ−ンの形成を可能と
し、更にはマスキングの不可能な部分を有する製品の場
合でも所要の貫通孔を有する回路基板を安定に製作でき
る。
The formation of such a through-hole can be achieved while significantly reducing a complicated masking step by forming a highly corrosion-resistant surface treatment layer of gold or the like on a connection terminal formed in a circuit wiring pattern. Since it can be performed, it is possible to form a circuit wiring pattern with a narrow pitch which could not be masked conventionally, and furthermore, it is possible to stably produce a circuit board having a required through-hole even in the case of a product having a portion which cannot be masked. .

【図面の簡単な説明】[Brief description of the drawings]

【図1】本発明による回路基板の製造工程図。FIG. 1 is a manufacturing process diagram of a circuit board according to the present invention.

【図2】位置合わせ用の貫通孔を備えた回路基板の概念
的な説明図。
FIG. 2 is a conceptual explanatory view of a circuit board having a through hole for alignment.

【図3】従来手法で貫通孔を設ける場合の問題を説明す
る図。
FIG. 3 is a view for explaining a problem when a through hole is provided by a conventional method.

【図4】他の従来手法で貫通孔を設ける場合の問題を同
様に説明する図。
FIG. 4 is a diagram similarly explaining a problem in a case where a through hole is provided by another conventional method.

【符号の説明】[Explanation of symbols]

1 可撓性絶縁べ−ス材 2 導電層 3 回路配線パタ−ン 4 導体片 5 表面保護層 6 開口部 7 開口部 8 マスク層 9 接続用端子部 10 表面処理層 11 表面処理層 DESCRIPTION OF SYMBOLS 1 Flexible insulating base material 2 Conductive layer 3 Circuit wiring pattern 4 Conductor piece 5 Surface protective layer 6 Opening 7 Opening 8 Mask layer 9 Connection terminal 10 Surface treatment layer 11 Surface treatment layer

Claims (5)

【特許請求の範囲】[Claims] 【請求項1】可撓性絶縁べ−ス材の一方面に所要の回路
配線パタ−ンを形成すると共に、該回路配線パタ−ンに
接続されることなくその回路配線パタ−ンの接続用端子
部との位置関係に於いて設けられるべき貫通孔の対応部
位を覆うように孤立した導体片を前記回路配線パタ−ン
と共に形成し、前記回路配線パタ−ンの接続用端子部を
形成する為の開口部の形成と同時に前記貫通孔の為の開
口部を形成した後、最終工程で前記導体片を除去して前
記貫通孔を形成することを特徴とする回路基板の製造
法。
A circuit wiring pattern is formed on one surface of a flexible insulating base material, and is connected to the circuit wiring pattern without being connected to the circuit wiring pattern. An isolated conductor piece is formed together with the circuit wiring pattern so as to cover a corresponding portion of the through hole to be provided in a positional relationship with the terminal part, and a connection terminal part of the circuit wiring pattern is formed. Forming an opening for the through hole at the same time as forming an opening for the circuit board, and removing the conductor piece in a final step to form the through hole.
【請求項2】前記回路配線パタ−ンの接続用端子部を形
成する為の開口部にメッキ手段で一端がその回路配線パ
タ−ンに接合すると共に他端が前記可撓性絶縁べ−ス材
上に露出するように前記接続用端子部を形成し、この接
続用端子部の露出面に耐食性の高い表面処理層を前記導
体片の除去工程前に形成する工程を含む請求項1の回路
基板の製造法。
2. An opening for forming a connection terminal of the circuit wiring pattern, one end of which is joined to the circuit wiring pattern by plating means, and the other end of which is the flexible insulating base. 2. The circuit according to claim 1, further comprising: forming the connection terminal portion so as to be exposed on a material; and forming a surface treatment layer having high corrosion resistance on an exposed surface of the connection terminal portion before the step of removing the conductor piece. Substrate manufacturing method.
【請求項3】前記開口部をレ−ザ−加工手段で形成した
請求項1又は2の回路基板の製造法。
3. The method for manufacturing a circuit board according to claim 1, wherein said opening is formed by laser processing means.
【請求項4】前記開口部を化学的エッチング手段で形成
した請求項1又は2の回路基板の製造法。
4. The method for manufacturing a circuit board according to claim 1, wherein said opening is formed by chemical etching means.
【請求項5】前記開口部をフォトリソグラフィ−手段で
形成した請求項1又は2の回路基板の製造法。
5. The method according to claim 1, wherein said opening is formed by photolithography.
JP36002198A 1998-12-03 1998-12-03 Circuit board manufacturing method Expired - Fee Related JP4010684B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP36002198A JP4010684B2 (en) 1998-12-03 1998-12-03 Circuit board manufacturing method

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP36002198A JP4010684B2 (en) 1998-12-03 1998-12-03 Circuit board manufacturing method

Publications (2)

Publication Number Publication Date
JP2000174434A true JP2000174434A (en) 2000-06-23
JP4010684B2 JP4010684B2 (en) 2007-11-21

Family

ID=18467494

Family Applications (1)

Application Number Title Priority Date Filing Date
JP36002198A Expired - Fee Related JP4010684B2 (en) 1998-12-03 1998-12-03 Circuit board manufacturing method

Country Status (1)

Country Link
JP (1) JP4010684B2 (en)

Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5429051A (en) * 1977-08-08 1979-03-03 Nippon Electric Co Method of making throughhhole printed wire board
JPS54104569A (en) * 1978-02-03 1979-08-16 Shindo Denshi Kougiyou Kk Method of producing flexible printed circuit to be partially plated
JPH0494588A (en) * 1990-08-10 1992-03-26 Nec Toyama Ltd Manufacture of printed circuit board
JPH0499191A (en) * 1990-08-03 1992-03-31 Canon Inc Plating method and production of electrical connecting member by the same method
JPH06204659A (en) * 1992-12-28 1994-07-22 Canon Inc Manufacture of circuit board and connecting method between the circuit board and circuit part
JPH07202360A (en) * 1993-12-28 1995-08-04 Nitto Denko Corp Printed circuit board and its manufacture
JPH0918114A (en) * 1995-04-28 1997-01-17 Sony Chem Corp Production of flexible circuit board

Patent Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5429051A (en) * 1977-08-08 1979-03-03 Nippon Electric Co Method of making throughhhole printed wire board
JPS54104569A (en) * 1978-02-03 1979-08-16 Shindo Denshi Kougiyou Kk Method of producing flexible printed circuit to be partially plated
JPH0499191A (en) * 1990-08-03 1992-03-31 Canon Inc Plating method and production of electrical connecting member by the same method
JPH0494588A (en) * 1990-08-10 1992-03-26 Nec Toyama Ltd Manufacture of printed circuit board
JPH06204659A (en) * 1992-12-28 1994-07-22 Canon Inc Manufacture of circuit board and connecting method between the circuit board and circuit part
JPH07202360A (en) * 1993-12-28 1995-08-04 Nitto Denko Corp Printed circuit board and its manufacture
JPH0918114A (en) * 1995-04-28 1997-01-17 Sony Chem Corp Production of flexible circuit board

Also Published As

Publication number Publication date
JP4010684B2 (en) 2007-11-21

Similar Documents

Publication Publication Date Title
US5759417A (en) Flexible circuit board and production method therefor
US5985521A (en) Method for forming electrically conductive layers on chip carrier substrates having through holes or via holes
KR100776558B1 (en) Method for manufacturing wiring circuit boards with bumps and method for forming bumps
US5595858A (en) Manufacturing method for double-sided wiring board
JPH05327211A (en) Multilayer flexible printed board and manufacture thereof
JP2004103911A (en) Method for forming wiring
JP2000036413A (en) Electronic component and manufacture thereof
JP2000174434A (en) Manufacture of circuit substrate
JPH06268355A (en) Printed wiring board and manufacture thereof
KR20060066971A (en) Manufacturing method for double side flexible printed circuit board
JPH10224013A (en) Production of circuit board
JP2787228B2 (en) Method of manufacturing flexible circuit board
JPH1117315A (en) Manufacture of flexible circuit board
JPH03245593A (en) Manufacture of printed wiring board
JP2004281608A (en) Method for manufacturing circuit substrate
JPH09260560A (en) Lead frame and its manufacturing method
JP2002344120A (en) Flexible circuit board and its manufacturing method
KR100259081B1 (en) Multilayer metal line substrate and method for fabricating the same
JPH0233994A (en) Manufacture of circuit
JPH1154870A (en) Printed circuit board and its manufacture
JPH1117331A (en) Manufacture of flexible circuit board
JP3812006B2 (en) Manufacturing method of multilayer printed wiring board
JPH0567871A (en) Printed-wiring board and manufacture thereof
JPH0354873B2 (en)
KR20020089367A (en) Method for producing bond pads on a printed circuit

Legal Events

Date Code Title Description
A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20050209

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20061130

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20070821

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20070904

R150 Certificate of patent or registration of utility model

Free format text: JAPANESE INTERMEDIATE CODE: R150

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20100914

Year of fee payment: 3

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20100914

Year of fee payment: 3

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20110914

Year of fee payment: 4

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20110914

Year of fee payment: 4

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20120914

Year of fee payment: 5

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20120914

Year of fee payment: 5

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20130914

Year of fee payment: 6

LAPS Cancellation because of no payment of annual fees