IT945066B - Metodo per collegare un semicondut tore con un sostrato e circuito risultante - Google Patents
Metodo per collegare un semicondut tore con un sostrato e circuito risultanteInfo
- Publication number
- IT945066B IT945066B IT54241/71A IT5424171A IT945066B IT 945066 B IT945066 B IT 945066B IT 54241/71 A IT54241/71 A IT 54241/71A IT 5424171 A IT5424171 A IT 5424171A IT 945066 B IT945066 B IT 945066B
- Authority
- IT
- Italy
- Prior art keywords
- semiconductor
- substrate
- resulting circuit
- resulting
- circuit
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W70/00—Package substrates; Interposers; Redistribution layers [RDL]
- H10W70/01—Manufacture or treatment
- H10W70/05—Manufacture or treatment of insulating or insulated package substrates, or of interposers, or of redistribution layers
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W70/00—Package substrates; Interposers; Redistribution layers [RDL]
- H10W70/60—Insulating or insulated package substrates; Interposers; Redistribution layers
- H10W70/62—Insulating or insulated package substrates; Interposers; Redistribution layers characterised by their interconnections
- H10W70/65—Shapes or dispositions of interconnections
- H10W70/654—Top-view layouts
- H10W70/655—Fan-out layouts
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W72/00—Interconnections or connectors in packages
- H10W72/071—Connecting or disconnecting
- H10W72/072—Connecting or disconnecting of bump connectors
- H10W72/07231—Techniques
- H10W72/07236—Soldering or alloying
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| GB5572170A GB1363431A (en) | 1970-11-24 | 1970-11-24 | Method of electrically connecting a semiconductor chip to a sub strate |
| GB548471 | 1971-02-25 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| IT945066B true IT945066B (it) | 1973-05-10 |
Family
ID=26239922
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| IT54241/71A IT945066B (it) | 1970-11-24 | 1971-11-22 | Metodo per collegare un semicondut tore con un sostrato e circuito risultante |
Country Status (4)
| Country | Link |
|---|---|
| AU (1) | AU3588571A (it) |
| DE (1) | DE2157956A1 (it) |
| FR (1) | FR2115393A1 (it) |
| IT (1) | IT945066B (it) |
Families Citing this family (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US3997910A (en) * | 1975-02-26 | 1976-12-14 | Rca Corporation | Semiconductor device with solder conductive paths |
| DE2704833C2 (de) * | 1977-02-05 | 1982-05-27 | Robert Bosch Gmbh, 7000 Stuttgart | Leiterbahn-Endbereich zum Anlöten eines Halbleiterelementes in Flip-Chip- Technik |
-
1971
- 1971-11-18 AU AU35885/71A patent/AU3588571A/en not_active Expired
- 1971-11-22 IT IT54241/71A patent/IT945066B/it active
- 1971-11-23 DE DE19712157956 patent/DE2157956A1/de active Pending
- 1971-11-24 FR FR7142146A patent/FR2115393A1/fr not_active Withdrawn
Also Published As
| Publication number | Publication date |
|---|---|
| FR2115393A1 (it) | 1972-07-07 |
| DE2157956A1 (de) | 1972-05-31 |
| AU3588571A (en) | 1973-05-24 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| IT944412B (it) | Struttura a circuito integrato e procedimento per la sua fabbrica zione | |
| SE381535B (sv) | Halvledarstruktur och forfarande for dess framstellning | |
| CA920284A (en) | Method of manufacturing a semiconductor device and semiconductor device manufactured according to the method | |
| AR193989A1 (es) | Circuito integrado | |
| IT967608B (it) | Processo perfezionato per la fab bricazione di dispositivi semicon duttori e a circuito integrato | |
| BE764990A (fr) | Circuit monolithique semiconducteur | |
| MY7600090A (en) | Fabrication of semiconductor devices | |
| IT953757B (it) | Struttura di contatto a circuiti integrati e procedimento per la sua fabbricazione | |
| IT958626B (it) | Connettore per pannello di circuito e relativo metodo di fabbricazione | |
| GB1343334A (en) | Fabrication of semiconductor devices | |
| BR7104395D0 (pt) | Dispositivo semicondutor mais especialmente um circuito integrado monolitico | |
| IT948659B (it) | Circuito integrato bistabile | |
| IT974774B (it) | Circuito abblencatore particolar mente utile in un calcolatore elettronico | |
| IT950709B (it) | Circuito di linea per installazioni telefoniche | |
| CH520403A (de) | Halbleiterbauelement mit Druckkontakten | |
| IT945066B (it) | Metodo per collegare un semicondut tore con un sostrato e circuito risultante | |
| IT975315B (it) | Circuito di tenuta di linea telefo nica | |
| BE769520A (fr) | Circuit a semi-conducteur | |
| IT962726B (it) | Circuito elettronico di bloccaggio | |
| IT972713B (it) | Dsipositivo per la protezione di un dispositivo semiconduttore bilotabile | |
| ZA712698B (en) | A method of manufacturing semi-conductor devices | |
| IT956338B (it) | Circuito di protezione | |
| IT947212B (it) | Circuito elettrico e costruzione di un elemento di memoria a semi conduttori | |
| IT967738B (it) | Circuito a semiconduttori integrato | |
| IT946134B (it) | Dispositivo semiconduttore con contuttori pellicolari di metal lo con migliori caratteristiche di continuita |