IT9083622A0 - - Google Patents

Info

Publication number
IT9083622A0
IT9083622A0 IT83622A IT8362290A IT9083622A0 IT 9083622 A0 IT9083622 A0 IT 9083622A0 IT 83622 A IT83622 A IT 83622A IT 8362290 A IT8362290 A IT 8362290A IT 9083622 A0 IT9083622 A0 IT 9083622A0
Authority
IT
Italy
Application number
IT83622A
Other languages
Italian (it)
Other versions
IT9083622A1 (it
IT1243301B (it
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Priority to IT08362290A priority Critical patent/IT1243301B/it
Publication of IT9083622A0 publication Critical patent/IT9083622A0/it
Priority to US07/705,006 priority patent/US5168181A/en
Priority to JP3149735A priority patent/JPH04230115A/ja
Priority to DE69125648T priority patent/DE69125648T2/de
Priority to EP91830222A priority patent/EP0458766B1/en
Publication of IT9083622A1 publication Critical patent/IT9083622A1/it
Application granted granted Critical
Publication of IT1243301B publication Critical patent/IT1243301B/it

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
    • H03K5/125—Discriminating pulses
    • H03K5/1252—Suppression or limitation of noise or interference

Landscapes

  • Physics & Mathematics (AREA)
  • Nonlinear Science (AREA)
  • Logic Circuits (AREA)
  • Electronic Switches (AREA)
  • Electrophonic Musical Instruments (AREA)
  • Input Circuits Of Receivers And Coupling Of Receivers And Audio Equipment (AREA)
  • Studio Circuits (AREA)
  • Manipulation Of Pulses (AREA)
IT08362290A 1990-05-25 1990-05-25 Circuito di filtraggio di un segnale logico affetto da spikes di commutazione IT1243301B (it)

Priority Applications (5)

Application Number Priority Date Filing Date Title
IT08362290A IT1243301B (it) 1990-05-25 1990-05-25 Circuito di filtraggio di un segnale logico affetto da spikes di commutazione
US07/705,006 US5168181A (en) 1990-05-25 1991-05-23 Spike filtering circuit for logic signals
JP3149735A JPH04230115A (ja) 1990-05-25 1991-05-25 スパイクをフィルタする方法及びフィルタ回路
DE69125648T DE69125648T2 (de) 1990-05-25 1991-05-27 Filterschaltung für Spitzen in logischen Signalen
EP91830222A EP0458766B1 (en) 1990-05-25 1991-05-27 Spike filtering circuit for logic signals

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
IT08362290A IT1243301B (it) 1990-05-25 1990-05-25 Circuito di filtraggio di un segnale logico affetto da spikes di commutazione

Publications (3)

Publication Number Publication Date
IT9083622A0 true IT9083622A0 (en:Method) 1990-05-25
IT9083622A1 IT9083622A1 (it) 1991-11-25
IT1243301B IT1243301B (it) 1994-05-26

Family

ID=11323278

Family Applications (1)

Application Number Title Priority Date Filing Date
IT08362290A IT1243301B (it) 1990-05-25 1990-05-25 Circuito di filtraggio di un segnale logico affetto da spikes di commutazione

Country Status (5)

Country Link
US (1) US5168181A (en:Method)
EP (1) EP0458766B1 (en:Method)
JP (1) JPH04230115A (en:Method)
DE (1) DE69125648T2 (en:Method)
IT (1) IT1243301B (en:Method)

Families Citing this family (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5194768A (en) * 1992-03-27 1993-03-16 Advanced Micro Devices, Inc. Apparatus for filtering noise from a periodic signal
FR2694851B1 (fr) * 1992-08-12 1994-12-23 Sgs Thomson Microelectronics Circuit de tirage vers un état déterminé d'une entrée de circuit intégré.
US5386159A (en) * 1993-06-30 1995-01-31 Harris Corporation Glitch suppressor circuit and method
JP2834034B2 (ja) * 1995-06-22 1998-12-09 日本電気アイシーマイコンシステム株式会社 半導体装置
US6134252A (en) * 1997-04-11 2000-10-17 Advanced Micro Devices, Inc. Enhanced glitch removal circuit
TW350168B (en) * 1997-05-30 1999-01-11 Nat Science Council Signal processor
US5944845A (en) 1997-06-26 1999-08-31 Micron Technology, Inc. Circuit and method to prevent inadvertent test mode entry
DE19743298C2 (de) * 1997-09-30 2000-06-08 Siemens Ag Impulsformerschaltung
US5945850A (en) * 1997-11-03 1999-08-31 Lucent Technologies Inc. Edge signal restoration circuit and method
FR2813462B1 (fr) * 2000-08-23 2003-01-17 St Microelectronics Sa Circuit tampon pour la reception d'un signal d'horloge
US6870402B2 (en) * 2003-03-14 2005-03-22 The Regents Of The University Of Michigan Transition-aware signaling
US7667500B1 (en) * 2006-11-14 2010-02-23 Xilinx, Inc. Glitch-suppressor circuits and methods
US20120249184A1 (en) * 2011-03-30 2012-10-04 Qualcomm Incorporated Narrow pulse filter
US10277213B1 (en) * 2017-10-26 2019-04-30 Nxp Usa, Inc. Glitch detection in input/output bus

Family Cites Families (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5423532B2 (en:Method) * 1973-03-26 1979-08-14
US3812384A (en) * 1973-05-17 1974-05-21 Rca Corp Set-reset flip-flop
US4138613A (en) * 1974-08-14 1979-02-06 Kabushiki Kaisha Daini Seikosha Switching circuit
JPS55102927A (en) * 1979-01-31 1980-08-06 Nec Corp Chattering removal circuit
FR2479610A1 (fr) * 1980-03-28 1981-10-02 Cgr Ultrasonic Circuit d'ebasage lineaire d'impulsions de tension avec condition de seuil reglable et echographe comportant un tel dispositif
JPS56138331A (en) * 1980-03-31 1981-10-28 Nippon Hamondo Kk Switch circuit with latch
JPS5797219A (en) * 1980-12-09 1982-06-16 Toko Inc Chattering preventing circuit
DE3311677A1 (de) * 1983-03-30 1984-10-04 Siemens AG, 1000 Berlin und 8000 München Vorrichtung zur rueckgewinnung eines taktes aus einer signalfolge
US4700086A (en) * 1985-04-23 1987-10-13 International Business Machines Corporation Consistent precharge circuit for cascode voltage switch logic
US4713564A (en) * 1985-12-19 1987-12-15 American Telephone And Telegraph Company, At&T Information Systems Bounce-nullifying switch unit
IT1201860B (it) * 1986-12-10 1989-02-02 Sgs Microelettronica Spa Circuito logico cmos
US4785200A (en) * 1987-08-20 1988-11-15 Motorola, Inc. Self correcting single event upset (SEU) hardened CMOS register
US4795915A (en) * 1987-12-14 1989-01-03 Motorola, Inc. Zero crossing noise-rejecting digital filter
IT1233424B (it) * 1987-12-14 1992-03-31 Sgs Microelettronica Spa Circuito antirimbalzo per circuiti digitali.
US5081377A (en) * 1990-09-21 1992-01-14 At&T Bell Laboratories Latch circuit with reduced metastability
US5059823A (en) * 1990-10-22 1991-10-22 Advanced Micro Devices, Inc. Supply bounce controlled output buffer circuit

Also Published As

Publication number Publication date
JPH04230115A (ja) 1992-08-19
EP0458766A1 (en) 1991-11-27
EP0458766B1 (en) 1997-04-16
US5168181A (en) 1992-12-01
DE69125648T2 (de) 1997-09-18
DE69125648D1 (de) 1997-05-22
IT9083622A1 (it) 1991-11-25
IT1243301B (it) 1994-05-26

Similar Documents

Publication Publication Date Title
DE4192762T (en:Method)
DE4191166T (en:Method)
DE4191297T1 (en:Method)
EP0482551A3 (en:Method)
DE4190037T (en:Method)
DE4192351T (en:Method)
DE4190243T (en:Method)
FR2670543B1 (en:Method)
DE4190781T (en:Method)
DE4192508T (en:Method)
DE4191630T (en:Method)
IT9083622A0 (en:Method)
DE4191735T (en:Method)
DE4092353T (en:Method)
DE4092580T (en:Method)
DE4191962T1 (en:Method)
FR2657181B1 (en:Method)
DE4190250T (en:Method)
DE4092524T (en:Method)
DE4192712T (en:Method)
DE4092446T (en:Method)
DE4190330T (en:Method)
FR2662660B1 (en:Method)
JPH0489102U (en:Method)
FR2670443B1 (en:Method)

Legal Events

Date Code Title Description
0001 Granted
TA Fee payment date (situation as of event date), data collected since 19931001

Effective date: 19970530