IT1291643B1 - Metodo di regolazione automatica per l'eliminazione dell'errore di centraggio in fase di test elettrico di circuiti stampati - Google Patents

Metodo di regolazione automatica per l'eliminazione dell'errore di centraggio in fase di test elettrico di circuiti stampati

Info

Publication number
IT1291643B1
IT1291643B1 IT97MI000949A ITMI970949A IT1291643B1 IT 1291643 B1 IT1291643 B1 IT 1291643B1 IT 97MI000949 A IT97MI000949 A IT 97MI000949A IT MI970949 A ITMI970949 A IT MI970949A IT 1291643 B1 IT1291643 B1 IT 1291643B1
Authority
IT
Italy
Prior art keywords
elimination
adjustment method
automatic adjustment
printed circuits
error during
Prior art date
Application number
IT97MI000949A
Other languages
English (en)
Inventor
Giovanni Pavoni
Graziano Bagioni
Gian Paolo Antonello
Original Assignee
Circuit Line Spa
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Circuit Line Spa filed Critical Circuit Line Spa
Priority to IT97MI000949A priority Critical patent/IT1291643B1/it
Publication of ITMI970949A0 publication Critical patent/ITMI970949A0/it
Priority to EP98101052A priority patent/EP0874243B1/en
Priority to DE69824989T priority patent/DE69824989T2/de
Priority to CA002230211A priority patent/CA2230211A1/en
Priority to US09/028,289 priority patent/US6150827A/en
Publication of ITMI970949A1 publication Critical patent/ITMI970949A1/it
Application granted granted Critical
Publication of IT1291643B1 publication Critical patent/IT1291643B1/it

Links

Classifications

    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/2801—Testing of printed circuits, backplanes, motherboards, hybrid circuits or carriers for multichip packages [MCP]
    • G01R31/281—Specific types of tests or tests for a specific type of fault, e.g. thermal mapping, shorts testing
    • G01R31/2813—Checking the presence, location, orientation or value, e.g. resistance, of components or conductors
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/2851—Testing of integrated circuits [IC]
    • G01R31/2886—Features relating to contacting the IC under test, e.g. probe heads; chucks
    • G01R31/2887—Features relating to contacting the IC under test, e.g. probe heads; chucks involving moving the probe head or the IC under test; docking stations
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R1/00—Details of instruments or arrangements of the types included in groups G01R5/00 - G01R13/00 and G01R31/00
    • G01R1/02—General constructional details
    • G01R1/06—Measuring leads; Measuring probes
    • G01R1/067—Measuring probes
    • G01R1/06794—Devices for sensing when probes are in contact, or in position to contact, with measured object

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • General Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Tests Of Electronic Circuits (AREA)
  • Testing Of Short-Circuits, Discontinuities, Leakage, Or Incorrect Line Connections (AREA)
  • Digital Transmission Methods That Use Modulated Carrier Waves (AREA)
  • Testing, Inspecting, Measuring Of Stereoscopic Televisions And Televisions (AREA)
IT97MI000949A 1997-04-22 1997-04-22 Metodo di regolazione automatica per l'eliminazione dell'errore di centraggio in fase di test elettrico di circuiti stampati IT1291643B1 (it)

Priority Applications (5)

Application Number Priority Date Filing Date Title
IT97MI000949A IT1291643B1 (it) 1997-04-22 1997-04-22 Metodo di regolazione automatica per l'eliminazione dell'errore di centraggio in fase di test elettrico di circuiti stampati
EP98101052A EP0874243B1 (en) 1997-04-22 1998-01-22 Automatic adjustment method for elimination of the centering error during the electrical test on printed circuit boards
DE69824989T DE69824989T2 (de) 1997-04-22 1998-01-22 Verfahren zum automatischen Justieren zum Ausschalten des Zentrierungsfehlers während des elektrischen Tests auf gedruckten Leiterplatten
CA002230211A CA2230211A1 (en) 1997-04-22 1998-02-20 Automatic adjustment method for elimination of the centering error during the electrical test on printed circuit boards
US09/028,289 US6150827A (en) 1997-04-22 1998-02-24 Automatic adjustment method for elimination of the centering error during the electrical test on printed circuit boards

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
IT97MI000949A IT1291643B1 (it) 1997-04-22 1997-04-22 Metodo di regolazione automatica per l'eliminazione dell'errore di centraggio in fase di test elettrico di circuiti stampati

Publications (3)

Publication Number Publication Date
ITMI970949A0 ITMI970949A0 (it) 1997-04-22
ITMI970949A1 ITMI970949A1 (it) 1998-10-22
IT1291643B1 true IT1291643B1 (it) 1999-01-19

Family

ID=11376999

Family Applications (1)

Application Number Title Priority Date Filing Date
IT97MI000949A IT1291643B1 (it) 1997-04-22 1997-04-22 Metodo di regolazione automatica per l'eliminazione dell'errore di centraggio in fase di test elettrico di circuiti stampati

Country Status (5)

Country Link
US (1) US6150827A (it)
EP (1) EP0874243B1 (it)
CA (1) CA2230211A1 (it)
DE (1) DE69824989T2 (it)
IT (1) IT1291643B1 (it)

Families Citing this family (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6456099B1 (en) 1998-12-31 2002-09-24 Formfactor, Inc. Special contact points for accessing internal circuitry of an integrated circuit
DE19957286A1 (de) * 1999-11-29 2001-07-05 Atg Test Systems Gmbh Verfahren und Vorrichtung zum Testen von Leiterplatten
DE20005123U1 (de) 2000-03-20 2001-08-02 atg test systems GmbH & Co. KG Reicholzheim, 97877 Wertheim Vorrichtung zum Prüfen von Leiterplatten
DE10043728C2 (de) * 2000-09-05 2003-12-04 Atg Test Systems Gmbh Verfahren zum Prüfen von Leiterplatten und Verwendung einer Vorrichtung zum Ausführen des Verfahrens
US7084353B1 (en) 2002-12-11 2006-08-01 Emc Corporation Techniques for mounting a circuit board component to a circuit board
TW200839265A (en) * 2007-03-30 2008-10-01 Au Optronics Corp Testing device and method
DE102009004555A1 (de) 2009-01-14 2010-09-30 Atg Luther & Maelzer Gmbh Verfahren zum Prüfen von Leiterplatten
CN105938507B (zh) * 2016-04-14 2019-04-12 深圳市明信测试设备有限公司 一种辅助pcb设计软件的系统及方法

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5065092A (en) * 1990-05-14 1991-11-12 Triple S Engineering, Inc. System for locating probe tips on an integrated circuit probe card and method therefor
JP2720688B2 (ja) * 1992-01-31 1998-03-04 ジェイエスアール株式会社 回路基板の検査方法
IT1266653B1 (it) * 1993-11-02 1997-01-09 Circuit Line Spa Macchina per eseguire il test elettrico simultaneo, sulle due facce di una piastra con circuiti stampati
IT1273339B (it) * 1994-02-24 1997-07-08 Circuit Line Spa Sistema di marcatura di circuiti stampati
DE4406538A1 (de) * 1994-02-28 1995-08-31 Mania Gmbh Leiterplatten-Prüfeinrichtung mit Prüfadapter und Verfahren zum Einstellen desselben
DE4438316A1 (de) * 1994-05-20 1995-11-23 Luther & Maelzer Gmbh System und Verfahren zum Prüfen der korrekten Position einer Kontaktinseln und Leiterbahnen aufweisenden Leiterplatte in einer Prüfvorrichtung
US5574668A (en) * 1995-02-22 1996-11-12 Beaty; Elwin M. Apparatus and method for measuring ball grid arrays

Also Published As

Publication number Publication date
ITMI970949A1 (it) 1998-10-22
EP0874243B1 (en) 2004-07-14
EP0874243A3 (en) 1999-02-03
DE69824989D1 (de) 2004-08-19
CA2230211A1 (en) 1998-10-22
DE69824989T2 (de) 2005-08-25
US6150827A (en) 2000-11-21
ITMI970949A0 (it) 1997-04-22
EP0874243A2 (en) 1998-10-28

Similar Documents

Publication Publication Date Title
DE3474596D1 (en) Apparatus for testing integrated circuits
ITMI942422A0 (it) Metodo e apparecchiatura per il carico e lo scarico automatico di circuiti stampati su macchine per l'esecuzione del test elettrico
SG78283A1 (en) Method and apparatus for performing operative testing on an integrated circuit
DE69132811D1 (de) Verfahren zum herstellen eines integrierten halbleiterschaltkreises
DE69809313D1 (de) Verfahren und Vorrichtung zum Prüfen von Leiterplatten
DE59813158D1 (de) Verfahren zum Testen einer elektronischen Schaltung
DE69801800D1 (de) Verfahren zum Prüfen einer induktiven Resonanzschaltung
DE59712869D1 (de) Vorrichtung und Verfahren zum Prüfen von Leiterplatten
DE60005941D1 (de) Fehlererfassungsgerät und verfahren für automatische test-einrichtung
IT1291643B1 (it) Metodo di regolazione automatica per l'eliminazione dell'errore di centraggio in fase di test elettrico di circuiti stampati
DE69730116D1 (de) Verfahren zur inspektion einer integrierten schaltung
EP0568294A3 (en) Method for testing semiconductor integrated circuit
DE69717216D1 (de) Schaltplatinenprüfvorrichtung und Verfahren dafür
DE69010561D1 (de) Verfahren and Apparat zum Verbinden elektrischer Bauelemente mittels Lötelementen.
GB2318876B (en) Method for testing electronic circuits
DE59801360D1 (de) Testschaltung und verfahren zum prüfen einer digitalen halbleiter-schaltungsanordnung
DE69922483D1 (de) Verfahren zum Testen einer elektronischen Schaltung eines Fahrzeugs
EP0702304A3 (en) Method for identifying non-testable errors in logic circuits
DE69223786D1 (de) Strommessanordnung zum Testen von integrierten Schaltungen
DE59712870D1 (de) Vorrichtung und Verfahren zum Prüfen von unbestückten Leiterplatten
DE59505038D1 (de) System und verfahren zum prüfen der korrekten position einer kontaktinseln und leiterbahnen aufweisenden leiterplatte in einer prüfvorrichtung
DE59802233D1 (de) Verfahren zum prüfen einer integrierten schaltung
IT1282617B1 (it) Metodo e dispositivo per l'eliminazione dell'errore di centraggio nella fase di test elettrico di circuiti stampati
IT8384964A0 (it) Macchina inseritrice automatica di tastatori per test di circuiti stampati "fuori griglia".
GB2242750B (en) Method of testing for withstand voltage in inspection of circuit boards

Legal Events

Date Code Title Description
0001 Granted