IT1227360B - Sistema multiprocessore di elaborazione dati con replicazione di dati globali. - Google Patents

Sistema multiprocessore di elaborazione dati con replicazione di dati globali.

Info

Publication number
IT1227360B
IT1227360B IT8822652A IT2265288A IT1227360B IT 1227360 B IT1227360 B IT 1227360B IT 8822652 A IT8822652 A IT 8822652A IT 2265288 A IT2265288 A IT 2265288A IT 1227360 B IT1227360 B IT 1227360B
Authority
IT
Italy
Prior art keywords
processing system
data processing
multiprocessor
replication
global
Prior art date
Application number
IT8822652A
Other languages
English (en)
Other versions
IT8822652A0 (it
Inventor
Carlo Bagnoli
Angelo Casamatta
Angelo Lazzari
Original Assignee
Honeywell Bull Spa
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Honeywell Bull Spa filed Critical Honeywell Bull Spa
Priority to IT8822652A priority Critical patent/IT1227360B/it
Publication of IT8822652A0 publication Critical patent/IT8822652A0/it
Priority to US07/423,820 priority patent/US5214776A/en
Priority to DE68913914T priority patent/DE68913914T2/de
Priority to EP89120433A priority patent/EP0369265B1/en
Application granted granted Critical
Publication of IT1227360B publication Critical patent/IT1227360B/it

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/16—Combinations of two or more digital computers each having at least an arithmetic unit, a program unit and a register, e.g. for a simultaneous processing of several programs
    • G06F15/161—Computing infrastructure, e.g. computer clusters, blade chassis or hardware partitioning
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/16—Combinations of two or more digital computers each having at least an arithmetic unit, a program unit and a register, e.g. for a simultaneous processing of several programs
    • G06F15/163—Interprocessor communication
    • G06F15/167—Interprocessor communication using a common memory, e.g. mailbox

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • Software Systems (AREA)
  • General Physics & Mathematics (AREA)
  • Mathematical Physics (AREA)
  • Multi Processors (AREA)
IT8822652A 1988-11-18 1988-11-18 Sistema multiprocessore di elaborazione dati con replicazione di dati globali. IT1227360B (it)

Priority Applications (4)

Application Number Priority Date Filing Date Title
IT8822652A IT1227360B (it) 1988-11-18 1988-11-18 Sistema multiprocessore di elaborazione dati con replicazione di dati globali.
US07/423,820 US5214776A (en) 1988-11-18 1989-10-18 Multiprocessor system having global data replication
DE68913914T DE68913914T2 (de) 1988-11-18 1989-11-04 Multiprozessorsystem mit Vervielfältigung von globalen Daten.
EP89120433A EP0369265B1 (en) 1988-11-18 1989-11-04 Multiprocessor system having global data replication

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
IT8822652A IT1227360B (it) 1988-11-18 1988-11-18 Sistema multiprocessore di elaborazione dati con replicazione di dati globali.

Publications (2)

Publication Number Publication Date
IT8822652A0 IT8822652A0 (it) 1988-11-18
IT1227360B true IT1227360B (it) 1991-04-08

Family

ID=11198885

Family Applications (1)

Application Number Title Priority Date Filing Date
IT8822652A IT1227360B (it) 1988-11-18 1988-11-18 Sistema multiprocessore di elaborazione dati con replicazione di dati globali.

Country Status (4)

Country Link
US (1) US5214776A (it)
EP (1) EP0369265B1 (it)
DE (1) DE68913914T2 (it)
IT (1) IT1227360B (it)

Families Citing this family (65)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0697449B2 (ja) * 1989-09-20 1994-11-30 株式会社日立製作所 多重化共有メモリ制御方法、多重化共有メモリシステムおよび共有メモリ拡張方法
US5611070A (en) * 1990-05-10 1997-03-11 Heidelberger; Philip Methods and apparatus for performing a write/load cache protocol
DE69025608T2 (de) * 1990-08-28 1996-07-11 Bull Hn Information Syst Mehrprozessorsystem mit selektiver Globaldatenvervielfältigung
US5255388A (en) * 1990-09-26 1993-10-19 Honeywell Inc. Synchronizing slave processors through eavesdrop by one on a write request message directed to another followed by comparison of individual status request replies
JPH05108473A (ja) * 1991-03-20 1993-04-30 Hitachi Ltd デ−タ処理システム
US5410654A (en) * 1991-07-22 1995-04-25 International Business Machines Corporation Interface with address decoder for selectively generating first and second address and control signals respectively in response to received address and control signals
US5327570A (en) * 1991-07-22 1994-07-05 International Business Machines Corporation Multiprocessor system having local write cache within each data processor node
US6237108B1 (en) * 1992-10-09 2001-05-22 Fujitsu Limited Multiprocessor system having redundant shared memory configuration
US5353256A (en) * 1993-06-30 1994-10-04 Intel Corporation Block specific status information in a memory device
EP0670977A4 (en) * 1993-08-26 1995-12-20 Durametallic Corp MECHANICAL SEAL WITH DOUBLE USE.
GB2283342B (en) * 1993-10-26 1998-08-12 Intel Corp Programmable code store circuitry for a nonvolatile semiconductor memory device
EP0678812A1 (en) * 1994-04-20 1995-10-25 Microsoft Corporation Replication verification
US5630140A (en) * 1995-01-23 1997-05-13 Tandem Computers Incorporated Ordered and reliable signal delivery in a distributed multiprocessor
US5577261A (en) * 1995-01-23 1996-11-19 Tandem Computers Incorporated Ordered and reliable maintenance of inter-process relationships in a distributed multiprocessor
US6412017B1 (en) * 1996-07-01 2002-06-25 Microsoft Corporation Urgent replication facility
US5892970A (en) * 1996-07-01 1999-04-06 Sun Microsystems, Inc. Multiprocessing system configured to perform efficient block copy operations
US6049809A (en) * 1996-10-30 2000-04-11 Microsoft Corporation Replication optimization system and method
US6023747A (en) * 1997-12-17 2000-02-08 International Business Machines Corporation Method and system for handling conflicts between cache operation requests in a data processing system
WO2001028179A2 (en) * 1999-10-14 2001-04-19 Bluearc Uk Limited Apparatus and method for hardware implementation or acceleration of operating system functions
US6430659B1 (en) * 2000-09-22 2002-08-06 International Business Machines Corporation Method and means for increasing performance of multiprocessor computer systems by reducing accesses to global memory locations through the use of quanta
US6950846B2 (en) * 2001-06-27 2005-09-27 International Business Machines Corporation Providing a globally consistent desired group of reachable nodes
US7302692B2 (en) * 2002-05-31 2007-11-27 International Business Machines Corporation Locally providing globally consistent information to communications layers
US8041735B1 (en) 2002-11-01 2011-10-18 Bluearc Uk Limited Distributed file system and method
US7457822B1 (en) 2002-11-01 2008-11-25 Bluearc Uk Limited Apparatus and method for hardware-based file system
US20050262513A1 (en) * 2004-04-23 2005-11-24 Waratek Pty Limited Modified computer architecture with initialization of objects
US20050257219A1 (en) * 2004-04-23 2005-11-17 Holt John M Multiple computer architecture with replicated memory fields
US7849452B2 (en) * 2004-04-23 2010-12-07 Waratek Pty Ltd. Modification of computer applications at load time for distributed execution
US20060095483A1 (en) * 2004-04-23 2006-05-04 Waratek Pty Limited Modified computer architecture with finalization of objects
US7844665B2 (en) * 2004-04-23 2010-11-30 Waratek Pty Ltd. Modified computer architecture having coordinated deletion of corresponding replicated memory locations among plural computers
US7707179B2 (en) * 2004-04-23 2010-04-27 Waratek Pty Limited Multiple computer architecture with synchronization
WO2006110937A1 (en) 2005-04-21 2006-10-26 Waratek Pty Limited Modified computer architecture with coordinated objects
US7660960B2 (en) * 2005-10-25 2010-02-09 Waratek Pty, Ltd. Modified machine architecture with partial memory updating
US8015236B2 (en) * 2005-10-25 2011-09-06 Waratek Pty. Ltd. Replication of objects having non-primitive fields, especially addresses
US7958322B2 (en) * 2005-10-25 2011-06-07 Waratek Pty Ltd Multiple machine architecture with overhead reduction
US7761670B2 (en) * 2005-10-25 2010-07-20 Waratek Pty Limited Modified machine architecture with advanced synchronization
US20070100828A1 (en) * 2005-10-25 2007-05-03 Holt John M Modified machine architecture with machine redundancy
US7849369B2 (en) * 2005-10-25 2010-12-07 Waratek Pty Ltd. Failure resistant multiple computer system and method
US7581069B2 (en) * 2005-10-25 2009-08-25 Waratek Pty Ltd. Multiple computer system with enhanced memory clean up
JP4419943B2 (ja) * 2005-11-11 2010-02-24 株式会社デンソー Ｃｐｕ間データ転送装置
US20080133859A1 (en) * 2006-10-05 2008-06-05 Holt John M Advanced synchronization and contention resolution
US20080126502A1 (en) * 2006-10-05 2008-05-29 Holt John M Multiple computer system with dual mode redundancy architecture
US20080126322A1 (en) * 2006-10-05 2008-05-29 Holt John M Synchronization with partial memory replication
US20080140858A1 (en) * 2006-10-05 2008-06-12 Holt John M Switch protocol for network communications
US8095616B2 (en) * 2006-10-05 2012-01-10 Waratek Pty Ltd. Contention detection
AU2007304895A1 (en) * 2006-10-05 2008-04-10 Waratek Pty Limited Advanced contention detection
US20080133692A1 (en) * 2006-10-05 2008-06-05 Holt John M Multiple computer system with redundancy architecture
WO2008040063A1 (en) * 2006-10-05 2008-04-10 Waratek Pty Limited Multi-path switching networks
WO2008040070A1 (en) * 2006-10-05 2008-04-10 Waratek Pty Limited Asynchronous data transmission
US20080141092A1 (en) * 2006-10-05 2008-06-12 Holt John M Network protocol for network communications
US20080133690A1 (en) * 2006-10-05 2008-06-05 Holt John M Contention detection and resolution
US20080133691A1 (en) * 2006-10-05 2008-06-05 Holt John M Contention resolution with echo cancellation
US20080126703A1 (en) * 2006-10-05 2008-05-29 Holt John M Cyclic redundant multiple computer architecture
US20080140975A1 (en) * 2006-10-05 2008-06-12 Holt John M Contention detection with data consolidation
US20080140863A1 (en) * 2006-10-05 2008-06-12 Holt John M Multiple communication networks for multiple computers
US20080133689A1 (en) * 2006-10-05 2008-06-05 Holt John M Silent memory reclamation
US20080120478A1 (en) * 2006-10-05 2008-05-22 Holt John M Advanced synchronization and contention resolution
US20080140762A1 (en) * 2006-10-05 2008-06-12 Holt John M Job scheduling amongst multiple computers
US20080140805A1 (en) * 2006-10-05 2008-06-12 Holt John M Multiple network connections for multiple computers
WO2008040066A1 (en) * 2006-10-05 2008-04-10 Waratek Pty Limited Redundant multiple computer architecture
US20080120477A1 (en) * 2006-10-05 2008-05-22 Holt John M Contention detection with modified message format
US20100121935A1 (en) * 2006-10-05 2010-05-13 Holt John M Hybrid replicated shared memory
US20080114943A1 (en) * 2006-10-05 2008-05-15 Holt John M Adding one or more computers to a multiple computer system
WO2008040069A1 (en) * 2006-10-05 2008-04-10 Waratek Pty Limited Hybrid replicated shared memory
US20080250221A1 (en) * 2006-10-09 2008-10-09 Holt John M Contention detection with data consolidation
US8316190B2 (en) * 2007-04-06 2012-11-20 Waratek Pty. Ltd. Computer architecture and method of operation for multi-computer distributed processing having redundant array of independent systems with replicated memory and code striping

Family Cites Families (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4402046A (en) * 1978-12-21 1983-08-30 Intel Corporation Interprocessor communication system
US4376982A (en) * 1980-06-30 1983-03-15 International Business Machines Corporation Protocol for inter-processor dialog over a communication network
US4432057A (en) * 1981-11-27 1984-02-14 International Business Machines Corporation Method for the dynamic replication of data under distributed system control to control utilization of resources in a multiprocessing, distributed data base system
CA1239227A (en) * 1984-10-17 1988-07-12 Randy D. Pfeifer Method of and arrangement for ordering of multiprocessor operations in a multiprocessor system
US4847804A (en) * 1985-02-05 1989-07-11 Digital Equipment Corporation Apparatus and method for data copy consistency in a multi-cache data processing unit
US5067071A (en) * 1985-02-27 1991-11-19 Encore Computer Corporation Multiprocessor computer system employing a plurality of tightly coupled processors with interrupt vector bus
US4714995A (en) * 1985-09-13 1987-12-22 Trw Inc. Computer integration system
JPH0610802B2 (ja) * 1986-06-04 1994-02-09 株式会社日立製作所 分散処理システムの入力メッセージ整合化方法
US4959777A (en) * 1987-07-27 1990-09-25 Motorola Computer X Write-shared cache circuit for multiprocessor system
IT1223142B (it) * 1987-11-17 1990-09-12 Honeywell Bull Spa Sistema multiprocessore di elaborazione con multiplazione di dati globali
US4975870A (en) * 1988-02-25 1990-12-04 Data General Corporation Apparatus for locking a portion of a computer memory

Also Published As

Publication number Publication date
EP0369265A2 (en) 1990-05-23
IT8822652A0 (it) 1988-11-18
US5214776A (en) 1993-05-25
DE68913914T2 (de) 1994-06-23
EP0369265B1 (en) 1994-03-16
EP0369265A3 (en) 1990-07-18
DE68913914D1 (de) 1994-04-21

Similar Documents

Publication Publication Date Title
IT1227360B (it) Sistema multiprocessore di elaborazione dati con replicazione di dati globali.
IT8722666A0 (it) Sistema multiprocessore di elaborazione con multiplazione di dati globali.
DE69300041T2 (de) Mehrfachprozessor-Datenverarbeitungssystem.
IT1206331B (it) Architettura di sistema di elaborazione dati.
ES510535A0 (es) Sistema de proceso de datos para el proceso en paralelo.
DE3689519T2 (de) Hierarchisches datenverarbeitungssystem.
ES523749A0 (es) Sistema de proceso de datos.
IT1239122B (it) Sistema multiprocessore a risorse distribuite con replicazione dinamica di dati globali
DE69022210D1 (de) Datenverarbeitungssystem.
DE3671557D1 (de) Datenverarbeitungsanlage.
IT8019965A0 (it) Sistema di elaborazione di dati.
IT1227711B (it) Sistema multiprocessore di elaborazione dati a risorse distribuite condivise e prevenzione di stallo.
DE3484235D1 (de) Datenverarbeitungssystem mit mehreren multiprozessorsystemen.
DE68900708D1 (de) Datenuebertragungsverarbeitungssystem.
ES523596A0 (es) Sistema de procesado de datos.
ES509892A0 (es) Perfeccionamientos en sistemas multiprocesadores de datos.
IT1121031B (it) Sistema di elaborazione di dati multiprocessore
DE3486305T2 (de) Datenverarbeitungssystem mit logischem Prozessormittel.
DE3850822D1 (de) Datenverarbeitungssystem.
DE68925003D1 (de) Belegdatenverarbeitungssystem.
DE68922779T2 (de) Datenverarbeitungssystem mit gemeinsamen Bus.
DE68923386D1 (de) Informationsverarbeitungssystem.
DE69014172D1 (de) Datenverarbeitungssystem.
DE69019068D1 (de) Datenverarbeitungssystem.
IT8424167A0 (it) Sicurezza di memoria migliorata. sistema di elaboratore con

Legal Events

Date Code Title Description
TA Fee payment date (situation as of event date), data collected since 19931001

Effective date: 19971129