IT1184024B - Perfezionamenti ai circuiti ad aggancio di fase numerici - Google Patents

Perfezionamenti ai circuiti ad aggancio di fase numerici

Info

Publication number
IT1184024B
IT1184024B IT68061/85A IT6806185A IT1184024B IT 1184024 B IT1184024 B IT 1184024B IT 68061/85 A IT68061/85 A IT 68061/85A IT 6806185 A IT6806185 A IT 6806185A IT 1184024 B IT1184024 B IT 1184024B
Authority
IT
Italy
Prior art keywords
references
circuits
hooking
numeric
numeric phase
Prior art date
Application number
IT68061/85A
Other languages
English (en)
Other versions
IT8568061A0 (it
Inventor
Renato Ambrosio
Carlo Bruno Mogavero
Original Assignee
Cselt Centro Studi Lab Telecom
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Cselt Centro Studi Lab Telecom filed Critical Cselt Centro Studi Lab Telecom
Priority to IT68061/85A priority Critical patent/IT1184024B/it
Publication of IT8568061A0 publication Critical patent/IT8568061A0/it
Priority to US06/934,250 priority patent/US4763342A/en
Priority to JP29685686A priority patent/JPH0744449B2/ja
Priority to CA000525345A priority patent/CA1280473C/en
Priority to DE8686117500T priority patent/DE3677922D1/de
Priority to EP86117500A priority patent/EP0228021B1/en
Priority to DE198686117500T priority patent/DE228021T1/de
Application granted granted Critical
Publication of IT1184024B publication Critical patent/IT1184024B/it

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L7/00—Arrangements for synchronising receiver with transmitter
    • H04L7/02—Speed or phase control by the received code signals, the signals containing no special synchronisation information
    • H04L7/033—Speed or phase control by the received code signals, the signals containing no special synchronisation information using the transitions of the received signal to control the phase of the synchronising-signal-generating means, e.g. using a phase-locked loop
    • H04L7/0331—Speed or phase control by the received code signals, the signals containing no special synchronisation information using the transitions of the received signal to control the phase of the synchronising-signal-generating means, e.g. using a phase-locked loop with a digital phase-locked loop [PLL] processing binary samples, e.g. add/subtract logic for correction of receiver clock

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)
  • Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
IT68061/85A 1985-12-17 1985-12-17 Perfezionamenti ai circuiti ad aggancio di fase numerici IT1184024B (it)

Priority Applications (7)

Application Number Priority Date Filing Date Title
IT68061/85A IT1184024B (it) 1985-12-17 1985-12-17 Perfezionamenti ai circuiti ad aggancio di fase numerici
US06/934,250 US4763342A (en) 1985-12-17 1986-11-24 Digital phase-locked loop circuits with storage of clock error signal
JP29685686A JPH0744449B2 (ja) 1985-12-17 1986-12-15 デイジタル・フエ−ズロツクル−プ回路
CA000525345A CA1280473C (en) 1985-12-17 1986-12-15 Digital phase-locked loop circuits
DE8686117500T DE3677922D1 (de) 1985-12-17 1986-12-16 Digitale phasenverriegelte schleifenschaltungen.
EP86117500A EP0228021B1 (en) 1985-12-17 1986-12-16 Improvements to digital phase-locked loop circuits
DE198686117500T DE228021T1 (de) 1985-12-17 1986-12-16 Digitale phasenverriegelte schleifenschaltungen.

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
IT68061/85A IT1184024B (it) 1985-12-17 1985-12-17 Perfezionamenti ai circuiti ad aggancio di fase numerici

Publications (2)

Publication Number Publication Date
IT8568061A0 IT8568061A0 (it) 1985-12-17
IT1184024B true IT1184024B (it) 1987-10-22

Family

ID=11307561

Family Applications (1)

Application Number Title Priority Date Filing Date
IT68061/85A IT1184024B (it) 1985-12-17 1985-12-17 Perfezionamenti ai circuiti ad aggancio di fase numerici

Country Status (6)

Country Link
US (1) US4763342A (it)
EP (1) EP0228021B1 (it)
JP (1) JPH0744449B2 (it)
CA (1) CA1280473C (it)
DE (2) DE3677922D1 (it)
IT (1) IT1184024B (it)

Families Citing this family (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS63214618A (ja) * 1987-03-03 1988-09-07 Yamaha Corp デジタル・フェイズ・ロックド・ル−プ
DE3719582C2 (de) * 1987-06-12 1999-01-28 Philips Broadcast Television S Schaltungsanordnung zur Erzeugung eines Phasenreferenzsignals
EP0310088B1 (en) * 1987-10-01 1996-06-05 Sharp Kabushiki Kaisha Digital phase-locked loop system
DE3783915T2 (de) * 1987-10-19 1993-08-19 Ibm Praediktive taktwiedergewinnungsschaltung.
JP2656288B2 (ja) * 1988-02-29 1997-09-24 株式会社東芝 位相検波回路
US4887071A (en) * 1988-08-18 1989-12-12 Siemens Transmission Systems, Inc. Digital activity loss detector
DE4007293A1 (de) * 1990-03-08 1991-09-12 Philips Patentverwaltung Schaltungsanordnung zum erzeugen einer vorgegebenen anzahl ausgangsimpulse
US5162910A (en) * 1990-10-03 1992-11-10 Thomson Consumer Electronics, Inc. Synchronizing circuit
US5416809A (en) * 1991-03-13 1995-05-16 Sony Corporation Digital phase locked loop apparatus
FR2682244B1 (fr) * 1991-10-04 1995-01-13 Cit Alcatel Dispositif de synchronisation pour equipement d'extremite d'un reseau de telecommunications numerique a transfert en mode asynchrone.
FR2682236B1 (fr) * 1991-10-04 1997-01-03 Cit Alcatel Procede et dispositif de commande de mode de fonctionnement d'une boucle a verrouillage de phase numerique
US5142651A (en) * 1991-10-09 1992-08-25 United States Of America As Represented By The Secretary Of The Navy Uninterrupted, enhanced-rate, event-time recorder with mixed-speed counter modules
US5612981A (en) * 1994-02-15 1997-03-18 Philips Electronics North America Corporation Apparatus and methods for improving timing recovery of a system clock
GB2379027B (en) * 2001-08-02 2004-12-22 Daidalos Inc Pulse peak and/or trough detector
US8619938B2 (en) * 2007-12-28 2013-12-31 Mediatek Inc. Clock generation devices and methods
CN112564693B (zh) * 2020-12-18 2024-01-05 北京自动化控制设备研究所 一种自适应守时授时方法

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4142177A (en) * 1976-08-12 1979-02-27 Motorola, Inc. Digital tone decoder system
US4280099A (en) * 1979-11-09 1981-07-21 Sperry Corporation Digital timing recovery system
JPS57173230A (en) * 1981-04-17 1982-10-25 Hitachi Ltd Phase synchronizing circuit
US4466111A (en) * 1981-11-27 1984-08-14 Gte Products Corporation Synchronization apparatus and method
DE3321530A1 (de) * 1983-06-15 1984-12-20 Diehl Gmbh & Co Verfahren zur erzeugung von steuersignalen in einer vorgebbaren phasenlage, schaltungsanordnung zur durchfuehrung des verfahrens und verwendung der schaltungsanordnung
US4628519A (en) * 1984-04-06 1986-12-09 Advanced Micro Devices, Inc. Digital phase-locked loop circuit
US4626796A (en) * 1985-03-01 1986-12-02 General Electric Company Digital apparatus and method for programmably phase shifting an audio tone

Also Published As

Publication number Publication date
EP0228021A3 (en) 1989-03-08
CA1280473C (en) 1991-02-19
JPS62145924A (ja) 1987-06-30
DE228021T1 (de) 1989-07-13
JPH0744449B2 (ja) 1995-05-15
DE3677922D1 (de) 1991-04-11
EP0228021B1 (en) 1991-03-06
IT8568061A0 (it) 1985-12-17
EP0228021A2 (en) 1987-07-08
US4763342A (en) 1988-08-09

Similar Documents

Publication Publication Date Title
IT1184024B (it) Perfezionamenti ai circuiti ad aggancio di fase numerici
FR2519486B1 (fr) Circuit a verrouillage de phase
IT1201723B (it) Interruttore circuitale integrale modulare in particolare per la protezione di circuiti
KR880700432A (ko) 전압 체배기 회로
FI841035A0 (fi) Foerfarande foer modernisering av styrsystemet vid en hissgrupp
BR8603667A (pt) Disjuntor eletrico
BR8603665A (pt) Disjuntor eletrico
FR2568036B1 (fr) Circuit de calcul
IT1177390B (it) Circuito di regolazione di fase
BR8603666A (pt) Disjuntor eletrico
IT8622305A1 (it) Circuito ad aggancio di fase
IT1184725B (it) Interruttore per circuiti elettrici
IT8619667A1 (it) Complessi di circuiti elettronici
IT1189867B (it) Materiali legati con fosfati
IT1147610B (it) Rivelatore di fase di circuito integrato bipolare
BR8606898A (pt) Conversor de fase rotativo
KR860006842U (ko) 두신호 위상차 표시 회로
KR860012301U (ko) 전압변환회로
IT1202231B (it) Visualizzatore di fase elettronico
KR870011409U (ko) Dc-dc 변환회로
KR870001223U (ko) 회로 차단기
KR850008148U (ko) 위상발생신호의 분주회로
KR860008903U (ko) 리플 제거용 전원회로
KR870009069U (ko) 클럭 분주회로
BR8402602A (pt) Circuito de comutacao regulado em fase

Legal Events

Date Code Title Description
TA Fee payment date (situation as of event date), data collected since 19931001

Effective date: 19961127