IT1115270B - Sistema di elaborazione dei dati perfezionato - Google Patents
Sistema di elaborazione dei dati perfezionatoInfo
- Publication number
- IT1115270B IT1115270B IT2121877A IT2121877A IT1115270B IT 1115270 B IT1115270 B IT 1115270B IT 2121877 A IT2121877 A IT 2121877A IT 2121877 A IT2121877 A IT 2121877A IT 1115270 B IT1115270 B IT 1115270B
- Authority
- IT
- Italy
- Prior art keywords
- look ahead
- loaded
- address
- storage unit
- address translation
- Prior art date
Links
Landscapes
- Memory System Of A Hierarchy Structure (AREA)
Applications Claiming Priority (9)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US05/681,985 US4035779A (en) | 1976-04-30 | 1976-04-30 | Supervisor address key control system |
US05/682,223 US4042911A (en) | 1976-04-30 | 1976-04-30 | Outer and asynchronous storage extension system |
US05/682,222 US4037215A (en) | 1976-04-30 | 1976-04-30 | Key controlled address relocation translation system |
US05/681,982 US4042913A (en) | 1976-04-30 | 1976-04-30 | Address key register load/store instruction system |
US05/682,227 US4050094A (en) | 1976-04-30 | 1976-04-30 | Translator lookahead controls |
US05/682,221 US4050060A (en) | 1976-04-30 | 1976-04-30 | Equate operand address space control system |
US05/682,226 US4037207A (en) | 1976-04-30 | 1976-04-30 | System for controlling address keys under interrupt conditions |
US05/682,224 US4038645A (en) | 1976-04-30 | 1976-04-30 | Non-translatable storage protection control system |
US05/681,984 US4037214A (en) | 1976-04-30 | 1976-04-30 | Key register controlled accessing system |
Publications (1)
Publication Number | Publication Date |
---|---|
IT1115270B true IT1115270B (it) | 1986-02-03 |
Family
ID=27578897
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
IT2121877A IT1115270B (it) | 1976-04-30 | 1977-03-15 | Sistema di elaborazione dei dati perfezionato |
Country Status (1)
Country | Link |
---|---|
IT (1) | IT1115270B (it) |
-
1977
- 1977-03-15 IT IT2121877A patent/IT1115270B/it active
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6199151B1 (en) | Apparatus and method for storing a device row indicator for use in a subsequent page-miss memory cycle | |
JPS57150197A (en) | Storage circuit | |
EP0372841A3 (en) | Arrangement for and method of locating ROM in computer memory space | |
ES8407224A1 (es) | Un dispositivo para el tratamiento de un error de un solo bit en una unidad de almacenamiento separadora | |
GB1468783A (en) | Memory systems | |
GB1288728A (it) | ||
US3728686A (en) | Computer memory with improved next word accessing | |
US4513371A (en) | Computer interface apparatus using split-cycle lookahead addressing for faster access to paged memory | |
IT1115270B (it) | Sistema di elaborazione dei dati perfezionato | |
JPS57749A (en) | Parallel data comparison system | |
US4870567A (en) | Microprogram control system | |
JPS56166551A (en) | Operation control | |
JPS5816263B2 (ja) | ジヨウホウシヨリソウチ | |
EP0332911B1 (en) | Local memory fast selecting apparatus | |
JPS54152832A (en) | Loading system | |
KR100215903B1 (ko) | 메모리의리드/라이트회로 | |
JPS5564693A (en) | Buffer memory unit | |
JPS5621261A (en) | Processing system for memory unit read/write | |
JPS5537638A (en) | Information processor | |
JPS5769413A (en) | Programmable logic controller | |
JPH0258654B2 (it) | ||
JPS5975483A (ja) | バツフア・ストレ−ジ制御方式 | |
JPS57114945A (en) | Microprogram controller | |
FR2309015A1 (fr) | Memoire associative realisee a partir de memoires a acces aleatoire | |
JPS57212678A (en) | Buffer storage device |