IL81424A - Apparatus and method for responding to an aborted signal exchange between subsystems in a data processing system - Google Patents

Apparatus and method for responding to an aborted signal exchange between subsystems in a data processing system

Info

Publication number
IL81424A
IL81424A IL81424A IL8142487A IL81424A IL 81424 A IL81424 A IL 81424A IL 81424 A IL81424 A IL 81424A IL 8142487 A IL8142487 A IL 8142487A IL 81424 A IL81424 A IL 81424A
Authority
IL
Israel
Prior art keywords
subsystems
responding
data processing
processing system
signal exchange
Prior art date
Application number
IL81424A
Other languages
English (en)
Other versions
IL81424A0 (en
Original Assignee
Digital Equipment Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Digital Equipment Corp filed Critical Digital Equipment Corp
Publication of IL81424A0 publication Critical patent/IL81424A0/xx
Publication of IL81424A publication Critical patent/IL81424A/xx

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/36—Handling requests for interconnection or transfer for access to common bus or bus system
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/36—Handling requests for interconnection or transfer for access to common bus or bus system
    • G06F13/362—Handling requests for interconnection or transfer for access to common bus or bus system with centralised access control
    • G06F13/364—Handling requests for interconnection or transfer for access to common bus or bus system with centralised access control using independent requests or grants, e.g. using separated request and grant lines
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/16—Handling requests for interconnection or transfer for access to memory bus
    • G06F13/18—Handling requests for interconnection or transfer for access to memory bus based on priority control

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Bus Control (AREA)
IL81424A 1986-01-29 1987-01-29 Apparatus and method for responding to an aborted signal exchange between subsystems in a data processing system IL81424A (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US06/823,775 US4858173A (en) 1986-01-29 1986-01-29 Apparatus and method for responding to an aborted signal exchange between subsystems in a data processing system

Publications (2)

Publication Number Publication Date
IL81424A0 IL81424A0 (en) 1987-08-31
IL81424A true IL81424A (en) 1991-01-31

Family

ID=25239676

Family Applications (1)

Application Number Title Priority Date Filing Date
IL81424A IL81424A (en) 1986-01-29 1987-01-29 Apparatus and method for responding to an aborted signal exchange between subsystems in a data processing system

Country Status (11)

Country Link
US (1) US4858173A (ja)
EP (1) EP0292499A1 (ja)
JP (1) JPH01501425A (ja)
KR (1) KR910007030B1 (ja)
CN (1) CN1012224B (ja)
AU (1) AU7026387A (ja)
CA (1) CA1275328C (ja)
ES (1) ES2004366A6 (ja)
IL (1) IL81424A (ja)
IN (1) IN170450B (ja)
WO (1) WO1987004828A1 (ja)

Families Citing this family (20)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5003461A (en) * 1988-02-01 1991-03-26 Motorola, Inc. Cluster controller memory arbiter
JP2633900B2 (ja) * 1988-04-22 1997-07-23 株式会社日立製作所 共通バス制御方法
US5179667A (en) * 1988-09-14 1993-01-12 Silicon Graphics, Inc. Synchronized DRAM control apparatus using two different clock rates
US5193193A (en) * 1988-09-14 1993-03-09 Silicon Graphics, Inc. Bus control system for arbitrating requests with predetermined on/off time limitations
US4953081A (en) * 1988-12-21 1990-08-28 International Business Machines Corporation Least recently used arbiter with programmable high priority mode and performance monitor
US5155854A (en) * 1989-02-03 1992-10-13 Digital Equipment Corporation System for arbitrating communication requests using multi-pass control unit based on availability of system resources
DE3917715A1 (de) * 1989-05-31 1990-12-06 Teldix Gmbh Rechnersystem
US5265212A (en) * 1992-04-01 1993-11-23 Digital Equipment Corporation Sharing of bus access among multiple state machines with minimal wait time and prioritization of like cycle types
US5535395A (en) * 1992-10-02 1996-07-09 Compaq Computer Corporation Prioritization of microprocessors in multiprocessor computer systems
US5553248A (en) * 1992-10-02 1996-09-03 Compaq Computer Corporation System for awarding the highest priority to a microprocessor releasing a system bus after aborting a locked cycle upon detecting a locked retry signal
US5553310A (en) * 1992-10-02 1996-09-03 Compaq Computer Corporation Split transactions and pipelined arbitration of microprocessors in multiprocessing computer systems
US5533204A (en) * 1994-04-18 1996-07-02 Compaq Computer Corporation Split transaction protocol for the peripheral component interconnect bus
US6073199A (en) * 1997-10-06 2000-06-06 Cisco Technology, Inc. History-based bus arbitration with hidden re-arbitration during wait cycles
GB2337138B (en) * 1998-01-30 2002-12-18 * Sgs-Thomson Microelectronics Limited Arbitration
GB2341771B (en) * 1998-09-18 2003-10-22 Pixelfusion Ltd Address decoding and access control for bus modules
US6614437B1 (en) * 1999-01-25 2003-09-02 Sony Corporation Apparatus and method for efficient memory utilization in an electronic system
US6609171B1 (en) * 1999-12-29 2003-08-19 Intel Corporation Quad pumped bus architecture and protocol
US8923307B2 (en) * 2003-07-14 2014-12-30 Broadcom Corporation Method and system for an integrated dual port gigabit ethernet controller chip
KR101519825B1 (ko) * 2008-12-05 2015-05-13 삼성전자주식회사 데이터 처리 장치 및 그 제어 방법
CN102880143B (zh) * 2012-09-27 2014-10-22 中国船舶重工集团公司第七一九研究所 单can控制器热冗余can总线系统及其实现方法

Family Cites Families (38)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3543242A (en) * 1967-07-07 1970-11-24 Ibm Multiple level priority system
US3710324A (en) * 1970-04-01 1973-01-09 Digital Equipment Corp Data processing system
US3665404A (en) * 1970-04-09 1972-05-23 Burroughs Corp Multi-processor processing system having interprocessor interrupt apparatus
US3676860A (en) * 1970-12-28 1972-07-11 Ibm Interactive tie-breaking system
US4016539A (en) * 1973-09-12 1977-04-05 Nippon Electric Company, Ltd. Asynchronous arbiter
NL7406729A (nl) * 1974-05-20 1975-11-24 Philips Nv Inrichting voor het aansturen of bekrachtigen van een weergeefinrichting.
JPS512133A (ja) * 1974-06-22 1976-01-09 Kyoshi Sawa Oritatamitorankushunogatajitensha
US4030075A (en) * 1975-06-30 1977-06-14 Honeywell Information Systems, Inc. Data processing system having distributed priority network
US4400771A (en) * 1975-12-04 1983-08-23 Tokyo Shibaura Electric Co., Ltd. Multi-processor system with programmable memory-access priority control
US4096571A (en) * 1976-09-08 1978-06-20 Codex Corporation System for resolving memory access conflicts among processors and minimizing processor waiting times for access to memory by comparing waiting times and breaking ties by an arbitrary priority ranking
US4130864A (en) * 1976-10-29 1978-12-19 Westinghouse Electric Corp. Priority selection circuit for multiported central functional unit with automatic priority reduction on excessive port request
US4148011A (en) * 1977-06-06 1979-04-03 General Automation, Inc. Asynchronous priority circuit for controlling access to a bus
US4232366A (en) * 1978-10-25 1980-11-04 Digital Equipment Corporation Bus for a data processing system with overlapped sequences
US4281380A (en) * 1978-12-27 1981-07-28 Harris Corporation Bus collision avoidance system for distributed network data processing communications system
US4232294A (en) * 1979-04-30 1980-11-04 Control Data Corporation Method and apparatus for rotating priorities between stations sharing a communication channel
US4513390A (en) * 1979-06-08 1985-04-23 Planning Research Corporation System for digital transmission and synthesis of integrated data
IT1122890B (it) * 1979-08-30 1986-04-30 Honeywell Inf Systems Italia Sistema a microprocessori con struttura modulare a bus e configurazione espandibile
US4326250A (en) * 1979-10-10 1982-04-20 Magnuson Computer Systems, Inc. Data processing apparatus with serial and parallel priority
BE887134A (fr) * 1979-12-14 1981-05-14 Gte Automatic Electric Lab Inc Circuit expanseur d'interruption
US4514728A (en) * 1980-02-25 1985-04-30 At&T Bell Laboratories Store group bus allocation system
JPS56121126A (en) * 1980-02-26 1981-09-22 Toshiba Corp Priority level assigning circuit
US4390944A (en) * 1980-05-13 1983-06-28 Bti Computer Systems System for controlling access to a common bus in a computer system
US4414624A (en) * 1980-11-19 1983-11-08 The United States Of America As Represented By The Secretary Of The Navy Multiple-microcomputer processing
US4395710A (en) * 1980-11-26 1983-07-26 Westinghouse Electric Corp. Bus access circuit for high speed digital data communication
US4420806A (en) * 1981-01-15 1983-12-13 Harris Corporation Interrupt coupling and monitoring system
US4456956A (en) * 1981-08-24 1984-06-26 Data General Corp. Method and apparatus for controlling access of a network transmission bus between a plurality of spaced apart computer stations
US4562535A (en) * 1982-04-05 1985-12-31 Texas Instruments Incorporated Self-configuring digital processor system with global system
US4622550A (en) * 1982-04-28 1986-11-11 International Computers Limited Data communication system
US4514843A (en) * 1982-12-02 1985-04-30 At&T Bell Laboratories Packet switched communication system comprising collision avoidance means
US4597054A (en) * 1982-12-02 1986-06-24 Ncr Corporation Arbiter circuit and method
US4493036A (en) * 1982-12-14 1985-01-08 Honeywell Information Systems Inc. Priority resolver having dynamically adjustable priority levels
DE3407870C1 (de) * 1984-03-02 1985-08-14 Nixdorf Computer Ag, 4790 Paderborn Verfahren und Schaltungsanordnung zum Einleiten einer Datenuebertragungsverbindung
JPS60214066A (ja) * 1984-04-09 1985-10-26 Mitsubishi Electric Corp バス裁定装置
JPS61440A (ja) * 1984-06-13 1986-01-06 Nippon Telegr & Teleph Corp <Ntt> 光反応装置における光源の汚染防止機構
US4706150A (en) * 1984-06-29 1987-11-10 International Business Machines Corporation Switching protocal for multiple autonomous switching planes
US4667191A (en) * 1984-12-21 1987-05-19 Motorola, Inc. Serial link communications protocol
US5067071A (en) * 1985-02-27 1991-11-19 Encore Computer Corporation Multiprocessor computer system employing a plurality of tightly coupled processors with interrupt vector bus
US4706082A (en) * 1986-02-24 1987-11-10 Chrysler Motors Corporation Serial data bus for intermodule data communications

Also Published As

Publication number Publication date
US4858173A (en) 1989-08-15
CN87102175A (zh) 1987-12-09
EP0292499A1 (en) 1988-11-30
JPH01501425A (ja) 1989-05-18
CN1012224B (zh) 1991-03-27
AU7026387A (en) 1987-08-25
KR880700901A (ko) 1988-04-13
KR910007030B1 (ko) 1991-09-16
WO1987004828A1 (en) 1987-08-13
IN170450B (ja) 1992-03-28
ES2004366A6 (es) 1989-01-01
CA1275328C (en) 1990-10-16
IL81424A0 (en) 1987-08-31

Similar Documents

Publication Publication Date Title
IL81424A0 (en) Apparatus and method for responding to an aborted signal exchange between subsystems in a data processing system
DE3176612D1 (en) Method for identifying a process in a data processing system
EP0127772A3 (en) Method and apparatus for processing messages in a computing system
DE3270743D1 (en) Instructionshandling unit in a data processing system with instruction substitution and method of operation
EP0149451A3 (en) Apparatus and method for reconfiguring a memory in a data processing system
GB2229298B (en) System and method applicable to vehicles for communicating between data processing stations
DE3573958D1 (en) Polling method for data processing system
DE3372885D1 (en) Method and apparatus of program patching in a data processing system
EP0237014A3 (en) Method for implementing an on-line presentation in an information processing system
GB2132052B (en) A method and system for processing image data
EP0480399A3 (en) Method of commonly using font information for transmitting information in a system having a plurality of information processing devices
GB2227144B (en) System and method applicable to vehicles for communicating between data processing stations
EP0261335A3 (en) Test method and apparatus for a distributed processing system
EP0301610A3 (en) Data processing apparatus for connection to a common communication path in a data processing system
EP0200885A3 (en) Method and apparatus for processing image data
AU579589B2 (en) Test and maintenance method and apparatus for a data processing system
EP0243923A3 (en) Method and apparatus for transmitting image data in a satellite system
DE3377821D1 (en) Apparatus and method for buffering data in a data processing system
GB2040521B (en) Method and apparatus for enhancing i/o transfers in a named data processing system
GB2174517B (en) Apparatus and method for utilizing an auxiliary data memory unit in a data processing system having separate program and data memory units
IL81423A (en) Apparatus and method for providing a settling time cycle for a system bus in a data processing system
IL81425A (en) Apparatus and method for increased system bus utilization in a data processing system
EG19857A (en) System and method for data processing
GB2168508B (en) Method for command processing in image processing system
EP0229724A3 (en) Apparatus and method for entering information into an information processing system using a keyboard

Legal Events

Date Code Title Description
RH Patent void