HRP20180982T1 - Naredba za izračunavanje udaljenosti do specificirane granice memorije - Google Patents
Naredba za izračunavanje udaljenosti do specificirane granice memorije Download PDFInfo
- Publication number
- HRP20180982T1 HRP20180982T1 HRP20180982TT HRP20180982T HRP20180982T1 HR P20180982 T1 HRP20180982 T1 HR P20180982T1 HR P20180982T T HRP20180982T T HR P20180982TT HR P20180982 T HRP20180982 T HR P20180982T HR P20180982 T1 HRP20180982 T1 HR P20180982T1
- Authority
- HR
- Croatia
- Prior art keywords
- boundary
- operand
- distance
- location
- field
- Prior art date
Links
- 238000004590 computer program Methods 0.000 claims 10
- 238000000034 method Methods 0.000 claims 10
- 238000004364 calculation method Methods 0.000 claims 7
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/30003—Arrangements for executing specific machine instructions
- G06F9/3004—Arrangements for executing specific machine instructions to perform operations on memory
- G06F9/30043—LOAD or STORE instructions; Clear instruction
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/30003—Arrangements for executing specific machine instructions
- G06F9/30007—Arrangements for executing specific machine instructions to perform operations on data operands
- G06F9/3001—Arithmetic instructions
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/30003—Arrangements for executing specific machine instructions
- G06F9/3004—Arrangements for executing specific machine instructions to perform operations on memory
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/30003—Arrangements for executing specific machine instructions
- G06F9/30076—Arrangements for executing specific machine instructions to perform miscellaneous control operations, e.g. NOP
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/34—Addressing or accessing the instruction operand or the result ; Formation of operand address; Addressing modes
- G06F9/355—Indexed addressing
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
- G06F9/3824—Operand accessing
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
- G06F9/3861—Recovery, e.g. branch miss-prediction, exception handling
Landscapes
- Engineering & Computer Science (AREA)
- Software Systems (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- Computational Mathematics (AREA)
- Mathematical Analysis (AREA)
- Mathematical Optimization (AREA)
- Pure & Applied Mathematics (AREA)
- Executing Machine-Instructions (AREA)
- Radar Systems Or Details Thereof (AREA)
- Debugging And Monitoring (AREA)
Claims (19)
1. Računalni programski proizvod za izvršavanje strojne naredbe u središnjoj jedinici za obradu, pri čemu računalni programski proizvod sadrži: računalno čitljiv medij za pohranu koji krug za obradu može pročitati i naredbe za spremanje koje izvršava krug za obradu radi provođenja postupka koji se sastoji od:
dobivanja strojne naredbe za izvršavanje od procesora, pri čemu je strojna naredba definirana za računalno izvršavanje ovisno o arhitekturi računala, pri čemu strojna naredba (300) sadrži:
najmanje jedno polje operacijskog koda (302a) za dobivanje operacijskog koda;
registarsko polje (304) koje treba upotrijebiti za označavanje registra (Ri), pri čemu registar sadrži prvi operand; i
najmanje jedno polje (306) za ukazivanje na lokaciju drugog operanda, pri čemu drugi operand sadrži polaznu adresu bloka glavne memorije,
i naznačen time što operacijski kod identificira operaciju izračunavanja punjenja do granice bloka, pri čemu se operacijom izračuna punjenja do granice bloka izračunava udaljenost od lokacije u glavnoj memoriji do granice bloka glavne memorije
i što se postupak dodatno sastoji od izvršavanja strojne naredbe da bi se provela operacija izračunavanja punjenja do granice bloka, pri čemu se izvršavanje sastoji od:
određivanja udaljenosti od lokacije drugog operanda do granice bloka glavne memorije, pri čemu se određivanje udaljenosti sastoji u brojanju koje vrši procesor broja bajtova od lokacije drugog operanda do granice bloka memorije; i
smještanja vrijednosti koja predstavlja udaljenost u prvom operandu, pri čemu je vrijednost rezultat izvršavanja operacije izračunavanja punjenja do granice bloka.
2. Računalni programski proizvod u skladu s patentnim zahtjevom 1., naznačen time što strojna naredba dodatno sadrži polje maske, pri čemu polje maske specificira granicu.
3. Računalni programski proizvod u skladu s patentnim zahtjevom 2., naznačen time što je granica bloka jedna granica od više granica koje mogu specificirati polje maske.
4. Računalni programski proizvod u skladu s bilo kojim od prethodnih patentnih zahtjeva, naznačen time što se izvršavanje dodatno sastoji u dinamičnom određivanju granica, pri čemu se kod dinamičnog određivanja upotrebljava specificirani tip granice i jedna ili više karakteristika procesora.
5. Računalni programski proizvod u skladu s patentnim zahtjevom 1., naznačen time što se određivanje udaljenosti sastoji od određivanja krajnje adrese kod koje brojenje treba stati.
6. Računalni programski proizvod u skladu s patentnim zahtjevom 5., naznačen time što se određivanje krajnje adrese sastoji od izračunavanja krajnje adrese na sljedeći način:
krajnja adresa = minimalno (polazna adresa + (veličina granice – (polazna adresa maske granice I NE)), polazna adresa + veličina registra), pri čemu je veličina granice granica, maska granice je jednaka 0 – veličina granice, a veličina registra je duljina odabranog registra.
7. Računalni programski proizvod u skladu s patentnim zahtjevom 5., naznačen time što se određivanje udaljenosti sastoji od izračunavanja vrijednosti oduzimanjem polazne adrese od krajnje adrese.
8. Računalni programski proizvod u skladu s patentnim zahtjevom 2., naznačen time što se određivanje udaljenosti sastoji od izračunavanja vrijednosti na sljedeći način:
vrijednost = minimalno (veličina registra, veličina granice – (lokacija maske granice drugog operanda I)), pri čemu je veličina registra duljina odabranog registra, veličina granice je granica, a maska granice je jednaka 0 – veličina granice.
9. Računalni programski proizvod u skladu s bilo kojim od prethodnih patentnih zahtjeva, naznačen time što najmanje jedno polje sadrži polje pomaka, osnovno polje i indeksno polje, pri čemu osnovno polje i indeksno polje za lociranje općih registara koji sadrže sadržaj koji treba dodati sadržaju polja pomaka kako bi se dobila adresa drugog operanda, pri čemu adresa drugog operanda daje lokaciju drugog operanda.
10. Računalni sustav (100) za izvršavanje strojne naredbe u središnjoj jedinici za obradu (102), pri čemu računalni sustav sadrži:
memoriju; i
procesor u komunikaciji s memorijom, pri čemu je računalni sustav konfiguriran za provođenje postupka, a postupak se sastoji od:
dobivanja, strojne naredbe (300) za izvršavanje od procesora, pri čemu je strojna naredba definirana za računalno izvršavanje ovisno o arhitekturi računala, pri čemu strojna naredba (300) sadrži:
najmanje jedno polje operacijskog koda (302a) za dobivanje operacijskog koda;
registarsko polje (304) koje treba upotrijebiti za označavanje registra (Ri), pri čemu registar sadrži prvi operand; i
najmanje jedno polje (306) za ukazivanje na lokaciju drugog operanda, pri čemu drugi operand sadrži polaznu adresu bloka glavne memorije
i naznačen time što operacijski kod identificira operaciju izračunavanja punjenja do granice bloka, pri čemu se operacijom izračunavanja punjenja do granice bloka izračunava udaljenost od lokacije u glavnoj memoriji do granice bloka glavne memorije,
i što se postupak dodatno sastoji od:
izvršavanja strojne naredbe, pri čemu se izvršavanje sastoji od:
određivanja udaljenosti od lokacije drugog operanda do granice bloka glavne memorije, pri čemu se određivanje udaljenosti sastoji u brojenju koje vrši procesor broja bajtova od lokacije drugog operanda do granice bloka memorije; i
smještanju vrijednosti koja predstavlja udaljenost u prvom operandu, pri čemu je vrijednost rezultat izvršavanja operacije izračunavanja punjenja do granice bloka.
11. Računalni sustav u skladu s patentnim zahtjevom 10., naznačen time što strojna naredba dodatno sadrži polje maske, pri čemu polje maske specificira granicu.
12. Računalni sustav u skladu s patentnim zahtjevom 10. ili patentnim zahtjevom 11., naznačen time što se izvršavanje dodatno sastoji od dinamičnog određivanja granica, pri čemu se kod dinamičnog određivanja upotrebljava specificirani tip granice i jedna ili više karakteristika procesora.
13. Računalni sustav u skladu s patentnim zahtjevom 12., naznačen time što se određivanje udaljenosti sastoji od određivanja krajnje adrese kod koje brojenje treba stati.
14. Računalni sustav u skladu s patentnim zahtjevom 13., naznačen time što se određivanje krajnje adrese sastoji od izračunavanja krajnje adrese na sljedeći način:
krajnja adresa = minimalno (polazna adresa + (veličina granice – (polazna adresa maske granice I NE)), polazna adresa + veličina registra), pri čemu je veličina granice granica, maska granice je jednaka 0 – veličina granice, a veličina registra je duljina odabranog registra.
15. Računalni sustav u skladu s patentnim zahtjevom 13., naznačen time što se određivanje udaljenosti sastoji od izračunavanja vrijednosti oduzimanjem polazne adrese od krajnje adrese.
16. Računalni sustav u skladu s bilo kojim od patentnih zahtjeva 12. do 15., naznačen time što se određivanje udaljenosti sastoji od izračunavanja vrijednosti na sljedeći način:
vrijednost = minimalno (veličina registra, veličina granice – (lokacija maske granice drugog operanda I)), pri čemu je veličina registra duljina odabranog registra, veličina granice je granica, a maska granice je jednaka 0 – veličina granice.
17. Postupak izvršavanja strojne naredbe u središnjoj jedinici za obradu, pri čemu se postupak sastoji od:
dobivanja strojne naredbe (300) za izvršavanje od procesora, pri čemu je strojna naredba definirana za računalno izvršavanje ovisno o arhitekturi računala, pri čemu strojna naredba (300) sadrži:
najmanje jedno polje operacijskog koda (302a) za dobivanje operacijskog koda;
registarsko polje (304) koje treba upotrijebiti za označavanje registra (Ri), pri čemu registar sadrži prvi operand; i
najmanje jedno polje (306) za ukazivanje na lokaciju drugog operanda, pri čemu drugi operand sadrži polaznu adresu bloka glavne memorije,
i naznačen time što operacijski kod identificira operaciju izračunavanja punjenja do granice bloka, pri čemu se operacijom izračunavanja punjenja do granice bloka izračunava udaljenost od lokacije u glavnoj memoriji do granice bloka glavne memorije,
i što se postupak dodatno sastoji u izvršavanju strojne naredbe, pri čemu se izvršavanje sastoji od:
određivanja udaljenosti od lokacije drugog operanda do granice bloka glavne memorije, pri čemu se određivanje udaljenosti sastoji od brojenju koje vrši procesor broja bajtova od lokacije drugog operanda do granice bloka memorije; i
smještanja vrijednosti koja predstavlja udaljenost u prvom operandu, pri čemu je vrijednost rezultat izvršavanja operacije izračunavanja punjenja do granice bloka.
18. Postupak u skladu s patentnim zahtjevom 17., naznačen time što je lokacija drugog operanda polazna adresa u memoriji od koje treba brojiti podatke, te što se određivanje udaljenosti sastoji od:
određivanja krajnje adrese kod koje brojenje treba stati; i
izračunavanja vrijednosti oduzimanjem polazne adrese od krajnje adrese.
19. Postupak u skladu s patentnim zahtjevom 17. ili patentnim zahtjevom 18., naznačen time što se određivanje udaljenosti sastoji od izračunavanja vrijednosti na slijedeći način:
vrijednost = minimalno (veličina registra, veličina granice – (lokacija maske granice drugog operanda I)), pri čemu je veličina registra duljina odabranog registra, veličina granice je granica, a maska granice je jednaka 0 – veličina granice.
Applications Claiming Priority (3)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US13/421,451 US9710266B2 (en) | 2012-03-15 | 2012-03-15 | Instruction to compute the distance to a specified memory boundary |
| PCT/IB2012/056438 WO2013136145A1 (en) | 2012-03-15 | 2012-11-15 | Instruction to compute the distance to a specified memory boundary |
| EP12871181.9A EP2769382B1 (en) | 2012-03-15 | 2012-11-15 | Instruction to compute the distance to a specified memory boundary |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| HRP20180982T1 true HRP20180982T1 (hr) | 2018-08-10 |
Family
ID=49158812
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| HRP20180982TT HRP20180982T1 (hr) | 2012-03-15 | 2018-06-27 | Naredba za izračunavanje udaljenosti do specificirane granice memorije |
Country Status (23)
| Country | Link |
|---|---|
| US (2) | US9710266B2 (hr) |
| EP (1) | EP2769382B1 (hr) |
| JP (1) | JP6138175B2 (hr) |
| KR (1) | KR101938927B1 (hr) |
| CN (1) | CN104185872B (hr) |
| BR (1) | BR112014022726B1 (hr) |
| CA (1) | CA2867116C (hr) |
| DK (1) | DK2769382T3 (hr) |
| ES (1) | ES2675512T3 (hr) |
| HK (1) | HK1201372A1 (hr) |
| HR (1) | HRP20180982T1 (hr) |
| HU (1) | HUE038236T2 (hr) |
| IL (1) | IL232816A (hr) |
| LT (1) | LT2769382T (hr) |
| MX (1) | MX346496B (hr) |
| PL (1) | PL2769382T3 (hr) |
| PT (1) | PT2769382T (hr) |
| RU (1) | RU2568920C2 (hr) |
| SG (1) | SG11201404822XA (hr) |
| SI (1) | SI2769382T1 (hr) |
| TW (1) | TWI617975B (hr) |
| WO (1) | WO2013136145A1 (hr) |
| ZA (1) | ZA201406611B (hr) |
Families Citing this family (24)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US9459864B2 (en) | 2012-03-15 | 2016-10-04 | International Business Machines Corporation | Vector string range compare |
| US9715383B2 (en) | 2012-03-15 | 2017-07-25 | International Business Machines Corporation | Vector find element equal instruction |
| US9710266B2 (en) | 2012-03-15 | 2017-07-18 | International Business Machines Corporation | Instruction to compute the distance to a specified memory boundary |
| US9459867B2 (en) | 2012-03-15 | 2016-10-04 | International Business Machines Corporation | Instruction to load data up to a specified memory boundary indicated by the instruction |
| US9454366B2 (en) | 2012-03-15 | 2016-09-27 | International Business Machines Corporation | Copying character data having a termination character from one memory location to another |
| US9268566B2 (en) | 2012-03-15 | 2016-02-23 | International Business Machines Corporation | Character data match determination by loading registers at most up to memory block boundary and comparing |
| US9588762B2 (en) | 2012-03-15 | 2017-03-07 | International Business Machines Corporation | Vector find element not equal instruction |
| US9459868B2 (en) | 2012-03-15 | 2016-10-04 | International Business Machines Corporation | Instruction to load data up to a dynamically determined memory boundary |
| US9454367B2 (en) | 2012-03-15 | 2016-09-27 | International Business Machines Corporation | Finding the length of a set of character data having a termination character |
| US9280347B2 (en) | 2012-03-15 | 2016-03-08 | International Business Machines Corporation | Transforming non-contiguous instruction specifiers to contiguous instruction specifiers |
| US9804840B2 (en) | 2013-01-23 | 2017-10-31 | International Business Machines Corporation | Vector Galois Field Multiply Sum and Accumulate instruction |
| US9778932B2 (en) | 2013-01-23 | 2017-10-03 | International Business Machines Corporation | Vector generate mask instruction |
| US9471308B2 (en) | 2013-01-23 | 2016-10-18 | International Business Machines Corporation | Vector floating point test data class immediate instruction |
| US9513906B2 (en) | 2013-01-23 | 2016-12-06 | International Business Machines Corporation | Vector checksum instruction |
| US9715385B2 (en) | 2013-01-23 | 2017-07-25 | International Business Machines Corporation | Vector exception code |
| US9478274B1 (en) | 2014-05-28 | 2016-10-25 | Emc Corporation | Methods and apparatus for multiple memory maps and multiple page caches in tiered memory |
| US9569127B2 (en) | 2014-12-29 | 2017-02-14 | International Business Machines Corporation | Computer instructions for limiting access violation reporting when accessing strings and similar data structures |
| US9703721B2 (en) | 2014-12-29 | 2017-07-11 | International Business Machines Corporation | Processing page fault exceptions in supervisory software when accessing strings and similar data structures using normal load instructions |
| US20180054374A1 (en) * | 2016-08-19 | 2018-02-22 | Andes Technology Corporation | Trace information encoding apparatus, encoding method thereof, and readable computer medium |
| US20180173631A1 (en) * | 2016-12-21 | 2018-06-21 | Qualcomm Incorporated | Prefetch mechanisms with non-equal magnitude stride |
| US10713048B2 (en) * | 2017-01-19 | 2020-07-14 | International Business Machines Corporation | Conditional branch to an indirectly specified location |
| KR102571629B1 (ko) * | 2018-05-23 | 2023-08-29 | 에스케이하이닉스 주식회사 | 메모리 시스템 및 메모리 시스템의 동작방법 |
| US11347506B1 (en) * | 2021-01-15 | 2022-05-31 | Arm Limited | Memory copy size determining instruction and data transfer instruction |
| CN114153753B (zh) * | 2021-12-06 | 2024-06-25 | 海光信息技术股份有限公司 | 存储资源分配方法、装置及非暂时性存储介质 |
Family Cites Families (95)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS62276668A (ja) | 1985-07-31 | 1987-12-01 | Nec Corp | ベクトルマスク演算制御ユニツト |
| US5073864A (en) | 1987-02-10 | 1991-12-17 | Davin Computer Corporation | Parallel string processor and method for a minicomputer |
| US5222225A (en) | 1988-10-07 | 1993-06-22 | International Business Machines Corporation | Apparatus for processing character string moves in a data processing system |
| JPH0831032B2 (ja) | 1990-08-29 | 1996-03-27 | 三菱電機株式会社 | データ処理装置 |
| US5465374A (en) | 1993-01-12 | 1995-11-07 | International Business Machines Corporation | Processor for processing data string by byte-by-byte |
| AU6629894A (en) | 1993-05-07 | 1994-12-12 | Apple Computer, Inc. | Method for decoding guest instructions for a host computer |
| CA2162115A1 (en) | 1993-06-14 | 1994-12-22 | David V. James | Method and apparatus for finding a termination character within a variable-length character string on a processor |
| JPH0721034A (ja) | 1993-06-28 | 1995-01-24 | Fujitsu Ltd | 文字列複写処理方法 |
| US5509129A (en) | 1993-11-30 | 1996-04-16 | Guttag; Karl M. | Long instruction word controlling plural independent processor operations |
| US6185629B1 (en) | 1994-03-08 | 2001-02-06 | Texas Instruments Incorporated | Data transfer controller employing differing memory interface protocols dependent upon external input at predetermined time |
| US5551013A (en) | 1994-06-03 | 1996-08-27 | International Business Machines Corporation | Multiprocessor for hardware emulation |
| CN1131339C (zh) | 1994-09-27 | 2003-12-17 | 日本钢管株式会社 | 镀锌钢板及其制造方法 |
| US5790825A (en) | 1995-11-08 | 1998-08-04 | Apple Computer, Inc. | Method for emulating guest instructions on a host computer through dynamic recompilation of host instructions |
| US5812147A (en) | 1996-09-20 | 1998-09-22 | Silicon Graphics, Inc. | Instruction methods for performing data formatting while moving data between memory and a vector register file |
| US5931940A (en) | 1997-01-23 | 1999-08-03 | Unisys Corporation | Testing and string instructions for data stored on memory byte boundaries in a word oriented machine |
| EP1032896B1 (en) | 1997-11-24 | 2002-03-27 | BRITISH TELECOMMUNICATIONS public limited company | Information management and key term retrieval |
| US6009261A (en) | 1997-12-16 | 1999-12-28 | International Business Machines Corporation | Preprocessing of stored target routines for emulating incompatible instructions on a target processor |
| US6094695A (en) | 1998-03-11 | 2000-07-25 | Texas Instruments Incorporated | Storage buffer that dynamically adjusts boundary between two storage areas when one area is full and the other has an empty data register |
| US6334176B1 (en) | 1998-04-17 | 2001-12-25 | Motorola, Inc. | Method and apparatus for generating an alignment control vector |
| US6308255B1 (en) | 1998-05-26 | 2001-10-23 | Advanced Micro Devices, Inc. | Symmetrical multiprocessing bus and chipset used for coprocessor support allowing non-native code to run in a system |
| US7100026B2 (en) | 2001-05-30 | 2006-08-29 | The Massachusetts Institute Of Technology | System and method for performing efficient conditional vector operations for data parallel architectures involving both input and conditional vector values |
| US6463582B1 (en) | 1998-10-21 | 2002-10-08 | Fujitsu Limited | Dynamic optimizing object code translator for architecture emulation and dynamic optimizing object code translation method |
| CN1134734C (zh) * | 1998-11-27 | 2004-01-14 | 松下电器产业株式会社 | 地址生成装置以及运动矢量检测装置 |
| US6192466B1 (en) | 1999-01-21 | 2001-02-20 | International Business Machines Corporation | Pipeline control for high-frequency pipelined designs |
| US8127121B2 (en) | 1999-01-28 | 2012-02-28 | Ati Technologies Ulc | Apparatus for executing programs for a first computer architechture on a computer of a second architechture |
| US6189088B1 (en) | 1999-02-03 | 2001-02-13 | International Business Machines Corporation | Forwarding stored dara fetched for out-of-order load/read operation to over-taken operation read-accessing same memory location |
| US6499116B1 (en) | 1999-03-31 | 2002-12-24 | International Business Machines Corp. | Performance of data stream touch events |
| US6802056B1 (en) | 1999-06-30 | 2004-10-05 | Microsoft Corporation | Translation and transformation of heterogeneous programs |
| US6381691B1 (en) | 1999-08-13 | 2002-04-30 | International Business Machines Corporation | Method and apparatus for reordering memory operations along multiple execution paths in a processor |
| US6513109B1 (en) | 1999-08-31 | 2003-01-28 | International Business Machines Corporation | Method and apparatus for implementing execution predicates in a computer processing system |
| US6449706B1 (en) | 1999-12-22 | 2002-09-10 | Intel Corporation | Method and apparatus for accessing unaligned data |
| JP2001236249A (ja) | 2000-02-24 | 2001-08-31 | Nec Corp | メモリ管理装置およびメモリ管理方法 |
| US6625724B1 (en) | 2000-03-28 | 2003-09-23 | Intel Corporation | Method and apparatus to support an expanded register set |
| US6349361B1 (en) | 2000-03-31 | 2002-02-19 | International Business Machines Corporation | Methods and apparatus for reordering and renaming memory references in a multiprocessor computer system |
| US6701424B1 (en) | 2000-04-07 | 2004-03-02 | Nintendo Co., Ltd. | Method and apparatus for efficient loading and storing of vectors |
| US6408383B1 (en) | 2000-05-04 | 2002-06-18 | Sun Microsystems, Inc. | Array access boundary check by executing BNDCHK instruction with comparison specifiers |
| EP1368732B1 (en) | 2000-10-18 | 2008-01-23 | Koninklijke Philips Electronics N.V. | Digital signal processing apparatus |
| US7487330B2 (en) | 2001-05-02 | 2009-02-03 | International Business Machines Corporations | Method and apparatus for transferring control in a computer system with dynamic compilation capability |
| GB2376098B (en) * | 2001-05-31 | 2004-11-24 | Advanced Risc Mach Ltd | Unhandled operation handling in multiple instruction set systems |
| JP3900863B2 (ja) | 2001-06-28 | 2007-04-04 | シャープ株式会社 | データ転送制御装置、半導体記憶装置および情報機器 |
| US6839828B2 (en) | 2001-08-14 | 2005-01-04 | International Business Machines Corporation | SIMD datapath coupled to scalar/vector/address/conditional data register file with selective subpath scalar processing mode |
| US6907443B2 (en) | 2001-09-19 | 2005-06-14 | Broadcom Corporation | Magnitude comparator |
| US6570511B1 (en) | 2001-10-15 | 2003-05-27 | Unisys Corporation | Data compression method and apparatus implemented with limited length character tables and compact string code utilization |
| US20100274988A1 (en) | 2002-02-04 | 2010-10-28 | Mimar Tibet | Flexible vector modes of operation for SIMD processor |
| US7089371B2 (en) * | 2002-02-12 | 2006-08-08 | Ip-First, Llc | Microprocessor apparatus and method for prefetch, allocation, and initialization of a block of cache lines from memory |
| US7441104B2 (en) | 2002-03-30 | 2008-10-21 | Hewlett-Packard Development Company, L.P. | Parallel subword instructions with distributed results |
| US7373483B2 (en) | 2002-04-02 | 2008-05-13 | Ip-First, Llc | Mechanism for extending the number of registers in a microprocessor |
| US7376812B1 (en) | 2002-05-13 | 2008-05-20 | Tensilica, Inc. | Vector co-processor for configurable and extensible processor architecture |
| US6918010B1 (en) | 2002-10-16 | 2005-07-12 | Silicon Graphics, Inc. | Method and system for prefetching data |
| US7103754B2 (en) | 2003-03-28 | 2006-09-05 | International Business Machines Corporation | Computer instructions for having extended signed displacement fields for finding instruction operands |
| US20040215924A1 (en) | 2003-04-28 | 2004-10-28 | Collard Jean-Francois C. | Analyzing stored data |
| US7035986B2 (en) | 2003-05-12 | 2006-04-25 | International Business Machines Corporation | System and method for simultaneous access of the same line in cache storage |
| US20040250027A1 (en) | 2003-06-04 | 2004-12-09 | Heflinger Kenneth A. | Method and system for comparing multiple bytes of data to stored string segments |
| US7539714B2 (en) | 2003-06-30 | 2009-05-26 | Intel Corporation | Method, apparatus, and instruction for performing a sign operation that multiplies |
| US7610466B2 (en) | 2003-09-05 | 2009-10-27 | Freescale Semiconductor, Inc. | Data processing system using independent memory and register operand size specifiers and method thereof |
| US7904905B2 (en) | 2003-11-14 | 2011-03-08 | Stmicroelectronics, Inc. | System and method for efficiently executing single program multiple data (SPMD) programs |
| GB2411973B (en) | 2003-12-09 | 2006-09-27 | Advanced Risc Mach Ltd | Constant generation in SMD processing |
| US20060095713A1 (en) | 2004-11-03 | 2006-05-04 | Stexar Corporation | Clip-and-pack instruction for processor |
| JP4837305B2 (ja) * | 2005-05-10 | 2011-12-14 | ルネサスエレクトロニクス株式会社 | マイクロプロセッサ及びマイクロプロセッサの制御方法 |
| US7421566B2 (en) | 2005-08-12 | 2008-09-02 | International Business Machines Corporation | Implementing instruction set architectures with non-contiguous register file specifiers |
| US20070106883A1 (en) | 2005-11-07 | 2007-05-10 | Choquette Jack H | Efficient Streaming of Un-Aligned Load/Store Instructions that Save Unused Non-Aligned Data in a Scratch Register for the Next Instruction |
| US9436468B2 (en) | 2005-11-22 | 2016-09-06 | Intel Corporation | Technique for setting a vector mask |
| US8010953B2 (en) | 2006-04-04 | 2011-08-30 | International Business Machines Corporation | Method for compiling scalar code for a single instruction multiple data (SIMD) execution engine |
| US7565514B2 (en) | 2006-04-28 | 2009-07-21 | Freescale Semiconductor, Inc. | Parallel condition code generation for SIMD operations |
| CN101097488B (zh) | 2006-06-30 | 2011-05-04 | 2012244安大略公司 | 从接收的文本中学习字符片段的方法及相关手持电子设备 |
| US9069547B2 (en) | 2006-09-22 | 2015-06-30 | Intel Corporation | Instruction and logic for processing text strings |
| JP2008077590A (ja) * | 2006-09-25 | 2008-04-03 | Toshiba Corp | データ転送装置 |
| US7536532B2 (en) | 2006-09-27 | 2009-05-19 | International Business Machines Corporation | Merge operations of data arrays based on SIMD instructions |
| US7991987B2 (en) | 2007-05-10 | 2011-08-02 | Intel Corporation | Comparing text strings |
| EP2160692A1 (en) | 2007-05-21 | 2010-03-10 | Incredimail Ltd | Interactive message editing system and method |
| US20090063410A1 (en) | 2007-08-29 | 2009-03-05 | Nils Haustein | Method for Performing Parallel Data Indexing Within a Data Storage System |
| US7739434B2 (en) | 2008-01-11 | 2010-06-15 | International Business Machines Corporation | Performing a configuration virtual topology change and instruction therefore |
| US7870339B2 (en) | 2008-01-11 | 2011-01-11 | International Business Machines Corporation | Extract cache attribute facility and instruction therefore |
| US7895419B2 (en) | 2008-01-11 | 2011-02-22 | International Business Machines Corporation | Rotate then operate on selected bits facility and instructions therefore |
| US7877582B2 (en) | 2008-01-31 | 2011-01-25 | International Business Machines Corporation | Multi-addressable register file |
| CN102007469A (zh) | 2008-02-18 | 2011-04-06 | 阿斯奔收购公司 | 用以加速空终止字符串操作的方法 |
| DK176835B1 (da) | 2008-03-07 | 2009-11-23 | Jala Aps | Fremgangsmåde til skanning, medium indeholdende et program til udövelse af fremgangsmåden samt system til udövelse af fremgangsmåden |
| US8386547B2 (en) | 2008-10-31 | 2013-02-26 | Intel Corporation | Instruction and logic for performing range detection |
| US20120023308A1 (en) | 2009-02-02 | 2012-01-26 | Renesas Electronics Corporation | Parallel comparison/selection operation apparatus, processor, and parallel comparison/selection operation method |
| JP5471082B2 (ja) | 2009-06-30 | 2014-04-16 | 富士通株式会社 | 演算処理装置および演算処理装置の制御方法 |
| US8595471B2 (en) | 2010-01-22 | 2013-11-26 | Via Technologies, Inc. | Executing repeat load string instruction with guaranteed prefetch microcode to prefetch into cache for loading up to the last value in architectural register |
| JP2011212043A (ja) | 2010-03-31 | 2011-10-27 | Fujifilm Corp | 医用画像再生装置および方法並びにプログラム |
| US20110314263A1 (en) | 2010-06-22 | 2011-12-22 | International Business Machines Corporation | Instructions for performing an operation on two operands and subsequently storing an original value of operand |
| US8972698B2 (en) | 2010-12-22 | 2015-03-03 | Intel Corporation | Vector conflict instructions |
| US9009447B2 (en) | 2011-07-18 | 2015-04-14 | Oracle International Corporation | Acceleration of string comparisons using vector instructions |
| US9454366B2 (en) | 2012-03-15 | 2016-09-27 | International Business Machines Corporation | Copying character data having a termination character from one memory location to another |
| US9715383B2 (en) | 2012-03-15 | 2017-07-25 | International Business Machines Corporation | Vector find element equal instruction |
| US9459867B2 (en) | 2012-03-15 | 2016-10-04 | International Business Machines Corporation | Instruction to load data up to a specified memory boundary indicated by the instruction |
| US9459868B2 (en) | 2012-03-15 | 2016-10-04 | International Business Machines Corporation | Instruction to load data up to a dynamically determined memory boundary |
| US9459864B2 (en) | 2012-03-15 | 2016-10-04 | International Business Machines Corporation | Vector string range compare |
| US9588762B2 (en) | 2012-03-15 | 2017-03-07 | International Business Machines Corporation | Vector find element not equal instruction |
| US9454367B2 (en) | 2012-03-15 | 2016-09-27 | International Business Machines Corporation | Finding the length of a set of character data having a termination character |
| US9710266B2 (en) | 2012-03-15 | 2017-07-18 | International Business Machines Corporation | Instruction to compute the distance to a specified memory boundary |
| US9268566B2 (en) | 2012-03-15 | 2016-02-23 | International Business Machines Corporation | Character data match determination by loading registers at most up to memory block boundary and comparing |
| US9280347B2 (en) | 2012-03-15 | 2016-03-08 | International Business Machines Corporation | Transforming non-contiguous instruction specifiers to contiguous instruction specifiers |
-
2012
- 2012-03-15 US US13/421,451 patent/US9710266B2/en active Active
- 2012-11-15 PT PT128711819T patent/PT2769382T/pt unknown
- 2012-11-15 CN CN201280071423.1A patent/CN104185872B/zh active Active
- 2012-11-15 MX MX2014010947A patent/MX346496B/es active IP Right Grant
- 2012-11-15 DK DK12871181.9T patent/DK2769382T3/en active
- 2012-11-15 JP JP2014561528A patent/JP6138175B2/ja active Active
- 2012-11-15 KR KR1020147020905A patent/KR101938927B1/ko active IP Right Grant
- 2012-11-15 LT LTEP12871181.9T patent/LT2769382T/lt unknown
- 2012-11-15 ES ES12871181.9T patent/ES2675512T3/es active Active
- 2012-11-15 EP EP12871181.9A patent/EP2769382B1/en active Active
- 2012-11-15 BR BR112014022726-8A patent/BR112014022726B1/pt active IP Right Grant
- 2012-11-15 SG SG11201404822XA patent/SG11201404822XA/en unknown
- 2012-11-15 WO PCT/IB2012/056438 patent/WO2013136145A1/en active Application Filing
- 2012-11-15 CA CA2867116A patent/CA2867116C/en active Active
- 2012-11-15 PL PL12871181T patent/PL2769382T3/pl unknown
- 2012-11-15 HU HUE12871181A patent/HUE038236T2/hu unknown
- 2012-11-15 SI SI201231322T patent/SI2769382T1/en unknown
- 2012-11-15 RU RU2012148584/08A patent/RU2568920C2/ru active
-
2013
- 2013-03-01 TW TW102107388A patent/TWI617975B/zh active
- 2013-03-03 US US13/783,335 patent/US9710267B2/en active Active
-
2014
- 2014-05-27 IL IL232816A patent/IL232816A/en active IP Right Grant
- 2014-09-09 ZA ZA2014/06611A patent/ZA201406611B/en unknown
-
2015
- 2015-02-18 HK HK15101823.4A patent/HK1201372A1/xx unknown
-
2018
- 2018-06-27 HR HRP20180982TT patent/HRP20180982T1/hr unknown
Also Published As
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| HRP20180982T1 (hr) | Naredba za izračunavanje udaljenosti do specificirane granice memorije | |
| HRP20200393T1 (hr) | Transformiranje nekontinuiranih specifikatora instrukcija u kontinuirane specifikatore instrukcija | |
| HRP20190671T1 (hr) | Spremanje/vraćanje odabranih registara kod transakcijske obrade | |
| CN102866950B (zh) | 一种虚拟服务器的性能测试方法以及测试工具 | |
| RU2012149789A (ru) | Измерительное средство для функций адаптера | |
| WO2013136214A4 (en) | Finding the length of a set of character data having a termination character | |
| RU2012148582A (ru) | Команда для загрузки данных до заданной границы памяти, указанной командой | |
| HRP20141105T1 (hr) | Upute za pohranu/blok pohrane za komunikaciju s adapterima | |
| GB2508533A (en) | Instruction and logic to provide vector scatter-op and gather-op functionality | |
| RU2015109474A (ru) | Код векторного исключения | |
| JP2015522196A5 (hr) | ||
| GB2517877A (en) | Controlling an order for processing data elements during vector processing | |
| CA2675686A1 (en) | Object collocation | |
| JP2013536486A5 (hr) | ||
| JP2015506039A5 (hr) | ||
| CN107436834A (zh) | 估算处理器功耗的方法、产品及系统 | |
| ITVI20100208A1 (it) | Metodo¿e sistema di simulazione atti alla simulazione di una piattaforma hardware a componenti multipli | |
| JP2014523569A5 (hr) | ||
| KR20180101574A (ko) | 하위 호환성을 위한 cpuid 스푸핑 | |
| JP2015535634A5 (hr) | ||
| JP2015511358A5 (hr) | ||
| JP2018183289A5 (hr) | ||
| JP6218645B2 (ja) | プログラム解析装置及びプログラム解析方法及びプログラム | |
| CN106095631B (zh) | 一种基于有限状态机实现的多周期非流水线cpu动态调试方法 | |
| US10628542B2 (en) | Core-only system management interrupt |