HK1210843A1 - Method and system for reconfigurable parallel lookups using multiple shared memories - Google Patents

Method and system for reconfigurable parallel lookups using multiple shared memories

Info

Publication number
HK1210843A1
HK1210843A1 HK15111519.2A HK15111519A HK1210843A1 HK 1210843 A1 HK1210843 A1 HK 1210843A1 HK 15111519 A HK15111519 A HK 15111519A HK 1210843 A1 HK1210843 A1 HK 1210843A1
Authority
HK
Hong Kong
Prior art keywords
multiple shared
shared memories
reconfigurable parallel
parallel lookups
lookups
Prior art date
Application number
HK15111519.2A
Other languages
English (en)
Chinese (zh)
Inventor
‧特蘭
‧施密特
‧丹尼爾
‧施裡瓦斯塔瓦
Original Assignee
Cavium Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Cavium Inc filed Critical Cavium Inc
Publication of HK1210843A1 publication Critical patent/HK1210843A1/xx

Links

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F3/00Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
    • G06F3/06Digital input from, or digital output to, record carriers, e.g. RAID, emulated record carriers or networked record carriers
    • G06F3/0601Interfaces specially adapted for storage systems
    • G06F3/0628Interfaces specially adapted for storage systems making use of a particular technique
    • G06F3/0638Organizing or formatting or addressing of data
    • G06F3/0644Management of space entities, e.g. partitions, extents, pools
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03KPULSE TECHNIQUE
    • H03K19/00Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/173Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components
    • H03K19/177Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components arranged in matrix form
    • H03K19/17724Structural details of logic blocks
    • H03K19/17728Reconfigurable logic blocks, e.g. lookup tables
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F3/00Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
    • G06F3/06Digital input from, or digital output to, record carriers, e.g. RAID, emulated record carriers or networked record carriers
    • G06F3/0601Interfaces specially adapted for storage systems
    • G06F3/0602Interfaces specially adapted for storage systems specifically adapted to achieve a particular effect
    • G06F3/061Improving I/O performance
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F3/00Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
    • G06F3/06Digital input from, or digital output to, record carriers, e.g. RAID, emulated record carriers or networked record carriers
    • G06F3/0601Interfaces specially adapted for storage systems
    • G06F3/0668Interfaces specially adapted for storage systems adopting a particular infrastructure
    • G06F3/0671In-line storage system
    • G06F3/0683Plurality of storage devices
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C15/00Digital stores in which information comprising one or more characteristic parts is written into the store and in which information is read-out by searching for one or more of these characteristic parts, i.e. associative or content-addressed stores
    • G11C15/04Digital stores in which information comprising one or more characteristic parts is written into the store and in which information is read-out by searching for one or more of these characteristic parts, i.e. associative or content-addressed stores using semiconductor elements
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L45/00Routing or path finding of packets in data switching networks
    • H04L45/74Address processing for routing
    • H04L45/745Address table lookup; Address filtering
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L45/00Routing or path finding of packets in data switching networks
    • H04L45/74Address processing for routing
    • H04L45/745Address table lookup; Address filtering
    • H04L45/7452Multiple parallel or consecutive lookup operations
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02Addressing or allocation; Relocation
    • G06F12/08Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
    • G06F12/0864Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches using pseudo-associative means, e.g. set-associative or hashing
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L45/00Routing or path finding of packets in data switching networks
    • H04L45/74Address processing for routing
    • H04L45/745Address table lookup; Address filtering
    • H04L45/7453Address table lookup; Address filtering using hashing

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Mathematical Physics (AREA)
  • Human Computer Interaction (AREA)
  • General Physics & Mathematics (AREA)
  • Computing Systems (AREA)
  • Signal Processing (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Computer Hardware Design (AREA)
  • Logic Circuits (AREA)
  • Information Retrieval, Db Structures And Fs Structures Therefor (AREA)
  • Data Exchanges In Wide-Area Networks (AREA)
  • Memory System (AREA)
  • Multi Processors (AREA)
  • Compression Or Coding Systems Of Tv Signals (AREA)
HK15111519.2A 2013-12-27 2015-11-20 Method and system for reconfigurable parallel lookups using multiple shared memories HK1210843A1 (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US14/142,511 US9620213B2 (en) 2013-12-27 2013-12-27 Method and system for reconfigurable parallel lookups using multiple shared memories

Publications (1)

Publication Number Publication Date
HK1210843A1 true HK1210843A1 (en) 2016-05-06

Family

ID=53482550

Family Applications (1)

Application Number Title Priority Date Filing Date
HK15111519.2A HK1210843A1 (en) 2013-12-27 2015-11-20 Method and system for reconfigurable parallel lookups using multiple shared memories

Country Status (6)

Country Link
US (6) US9620213B2 (ko)
JP (1) JP6594624B2 (ko)
KR (1) KR102391602B1 (ko)
CN (1) CN104951494B (ko)
HK (1) HK1210843A1 (ko)
TW (1) TWI659303B (ko)

Families Citing this family (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9620213B2 (en) 2013-12-27 2017-04-11 Cavium, Inc. Method and system for reconfigurable parallel lookups using multiple shared memories
US9379963B2 (en) 2013-12-30 2016-06-28 Cavium, Inc. Apparatus and method of generating lookups and making decisions for packet modifying and forwarding in a software-defined network engine
US9825884B2 (en) 2013-12-30 2017-11-21 Cavium, Inc. Protocol independent programmable switch (PIPS) software defined data center networks
US9413357B2 (en) 2014-06-11 2016-08-09 Cavium, Inc. Hierarchical statistically multiplexed counters and a method thereof
US10616380B2 (en) 2014-06-19 2020-04-07 Cavium, Llc Method of handling large protocol layers for configurable extraction of layer information and an apparatus thereof
US9635146B2 (en) 2014-06-19 2017-04-25 Cavium, Inc. Method of using bit vectors to allow expansion and collapse of header layers within packets for enabling flexible modifications and an apparatus thereof
US9813327B2 (en) 2014-09-23 2017-11-07 Cavium, Inc. Hierarchical hardware linked list approach for multicast replication engine in a network ASIC
US10616144B2 (en) 2015-03-30 2020-04-07 Cavium, Llc Packet processing system, method and device having reduced static power consumption
US10496543B2 (en) * 2016-03-31 2019-12-03 Samsung Electronics Co., Ltd. Virtual bucket multiple hash tables for efficient memory in-line deduplication application
US10305799B2 (en) * 2016-08-17 2019-05-28 Cisco Technology, Inc. Re-configurable lookup pipeline architecture for packet forwarding
GB2569844B (en) * 2017-10-20 2021-01-06 Graphcore Ltd Sending data off-chip
CN108306835B (zh) * 2018-01-23 2021-05-04 中国航空工业集团公司洛阳电光设备研究所 一种以太网交换机的输入缓存及数据转发方法
CN109039911B (zh) * 2018-07-27 2021-02-26 烽火通信科技股份有限公司 一种基于hash查找方式共享ram的方法及系统
US11362948B2 (en) * 2019-01-10 2022-06-14 Marvell Israel (M.I.S.L) Ltd. Exact match and ternary content addressable memory (TCAM) hybrid lookup for network device
US20200136971A1 (en) * 2019-06-07 2020-04-30 Intel Corporation Hash-table lookup with controlled latency
US11899985B1 (en) 2021-03-31 2024-02-13 DreamBig Semiconductor Inc. Virtual modules in TCAM

Family Cites Families (50)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4929939A (en) 1988-10-31 1990-05-29 International Business Machines Corporation High-speed switching system with flexible protocol capability
US5319347A (en) 1992-04-30 1994-06-07 Sgs-Thomson Microelectronics, Inc. Parallelized magnitude comparator for comparing a binary number to a fixed value
JP3703518B2 (ja) * 1995-03-30 2005-10-05 川崎マイクロエレクトロニクス株式会社 連想メモリシステム
US6667984B1 (en) 1998-05-15 2003-12-23 Polytechnic University Methods and apparatus for arbitrating output port contention in a switch having virtual output queuing
JP2001024641A (ja) 1999-07-06 2001-01-26 Nec Corp クロスバー型スイッチのアービタにおける接続許可システム及び方法
US20030093613A1 (en) * 2000-01-14 2003-05-15 David Sherman Compressed ternary mask system and method
DE60026229T2 (de) 2000-01-27 2006-12-14 International Business Machines Corp. Verfahren und Vorrichtung für Klassifizierung von Datenpaketen
US6831917B1 (en) 2000-05-10 2004-12-14 Cisco Technology, Inc. Network address translation for multicast virtual sourcing
US7075926B2 (en) 2000-05-24 2006-07-11 Alcatel Internetworking, Inc. (Pe) Programmable packet processor with flow resolution logic
JP2002198430A (ja) 2000-12-26 2002-07-12 Nec Microsystems Ltd 駆動力可変ブロックおよびこれを用いたlsi設計方法
JP4489308B2 (ja) 2001-01-05 2010-06-23 富士通株式会社 パケットスイッチ
CA2494149C (en) * 2002-08-10 2010-05-25 Cisco Technology, Inc. Associative memory with enhanced capabilities
US7461167B1 (en) 2002-11-22 2008-12-02 Silicon Image, Inc. Method for multicast service in a crossbar switch
US7685436B2 (en) 2003-10-02 2010-03-23 Itt Manufacturing Enterprises, Inc. System and method for a secure I/O interface
EP1553738A1 (en) 2004-01-12 2005-07-13 Thomson Licensing S.A. Method and apparatus for generating data packets
US7085907B2 (en) 2004-02-17 2006-08-01 International Business Machines Corporation Dynamic reconfiguration of memory in a multi-cluster storage control unit
KR100603567B1 (ko) 2004-09-02 2006-07-24 삼성전자주식회사 스위치에서의 대역폭 예약을 통한 QoS 보장 방법 및 그시스템
US20060059269A1 (en) 2004-09-13 2006-03-16 Chien Chen Transparent recovery of switch device
US20060140126A1 (en) 2004-12-27 2006-06-29 Intel Corporation Arbitrating virtual channel transmit queues in a switched fabric network
JP4779955B2 (ja) 2006-01-06 2011-09-28 富士通株式会社 パケット処理装置及びパケット処理方法
US8112622B2 (en) 2006-12-08 2012-02-07 Broadcom Corporation Chaining port scheme for network security
TW200832408A (en) * 2007-01-19 2008-08-01 Univ Nat Chiao Tung Hierarchical search line with internal storage irrelevant entry control
US8259715B2 (en) 2007-07-25 2012-09-04 Hewlett-Packard Development Company, L.P. System and method for traffic load balancing to multiple processors
US8054744B1 (en) 2007-10-25 2011-11-08 Marvell International Ltd. Methods and apparatus for flow classification and flow measurement
WO2009113918A1 (en) 2008-03-12 2009-09-17 Telefonaktiebolaget Lm Ericsson (Publ) Improved cell reselection in an mbsfn system
US8638665B2 (en) 2008-04-30 2014-01-28 Nec Corporation Router, information processing device having said router, and packet routing method
JP4784786B2 (ja) 2009-03-27 2011-10-05 日本電気株式会社 クロック分配回路及びクロックスキュー調整方法
US8938268B2 (en) * 2009-11-24 2015-01-20 Qualcomm Incorporated Method and apparatus for facilitating a layered cell search for Long Term Evolution systems
JPWO2011078108A1 (ja) * 2009-12-21 2013-05-09 日本電気株式会社 マルチプロセッサ環境におけるパターンマッチング方法、及び装置
US9077669B2 (en) * 2010-06-14 2015-07-07 Dynamic Invention Llc Efficient lookup methods for ternary content addressable memory and associated devices and systems
US8467213B1 (en) * 2011-03-22 2013-06-18 Netlogic Microsystems, Inc. Power limiting in a content search system
CN102724101B (zh) 2011-03-29 2015-01-21 华为技术有限公司 报文转发方法及系统与中继代理设备
AU2012261972A1 (en) 2011-06-01 2014-01-09 Security First Corp. Systems and methods for secure distributed storage
CN103858386B (zh) * 2011-08-02 2017-08-25 凯为公司 用于通过优化的决策树执行包分类的方法和装置
US9159420B1 (en) * 2011-08-16 2015-10-13 Marvell Israel (M.I.S.L) Ltd. Method and apparatus for content addressable memory parallel lookup
WO2013054497A1 (ja) 2011-10-14 2013-04-18 パナソニック株式会社 中継器、中継器の制御方法、およびコンピュータプログラム
US8711860B2 (en) 2011-12-22 2014-04-29 Telefonaktiebolaget L M Ericsson (Publ) Controller for flexible and extensible flow processing in software-defined networks
US9674114B2 (en) 2012-02-09 2017-06-06 Intel Corporation Modular decoupled crossbar for on-chip router
US9225635B2 (en) 2012-04-10 2015-12-29 International Business Machines Corporation Switch routing table utilizing software defined network (SDN) controller programmed route segregation and prioritization
US20140153443A1 (en) 2012-11-30 2014-06-05 International Business Machines Corporation Per-Address Spanning Tree Networks
CN104022960B (zh) 2013-02-28 2017-05-31 新华三技术有限公司 基于OpenFlow协议实现PVLAN的方法和装置
US20140369363A1 (en) 2013-06-18 2014-12-18 Xpliant, Inc. Apparatus and Method for Uniquely Enumerating Paths in a Parse Tree
CN103347013B (zh) 2013-06-21 2016-02-10 北京邮电大学 一种增强可编程能力的OpenFlow网络系统和方法
US9590914B2 (en) 2013-11-05 2017-03-07 Cisco Technology, Inc. Randomized per-packet port channel load balancing
US9973599B2 (en) 2013-12-04 2018-05-15 Mediatek Inc. Parser for parsing header in packet and related packet processing apparatus
US9363178B2 (en) 2013-12-18 2016-06-07 Telefonaktiebolaget L M Ericsson (Publ) Method, apparatus, and system for supporting flexible lookup keys in software-defined networks
US9620213B2 (en) 2013-12-27 2017-04-11 Cavium, Inc. Method and system for reconfigurable parallel lookups using multiple shared memories
US9825884B2 (en) 2013-12-30 2017-11-21 Cavium, Inc. Protocol independent programmable switch (PIPS) software defined data center networks
US9379963B2 (en) 2013-12-30 2016-06-28 Cavium, Inc. Apparatus and method of generating lookups and making decisions for packet modifying and forwarding in a software-defined network engine
CN104010049B (zh) 2014-04-30 2017-10-03 易云捷讯科技(北京)股份有限公司 基于sdn的以太网ip报文封装方法及网络隔离和dhcp实现方法

Also Published As

Publication number Publication date
JP6594624B2 (ja) 2019-10-23
US20180203639A1 (en) 2018-07-19
US9952800B2 (en) 2018-04-24
US20170242618A1 (en) 2017-08-24
KR102391602B1 (ko) 2022-04-27
CN104951494B (zh) 2019-08-09
US20210034269A1 (en) 2021-02-04
US10782907B2 (en) 2020-09-22
US9952799B2 (en) 2018-04-24
CN104951494A (zh) 2015-09-30
US20220404995A1 (en) 2022-12-22
US20170242619A1 (en) 2017-08-24
US20150187419A1 (en) 2015-07-02
TW201602782A (zh) 2016-01-16
US9620213B2 (en) 2017-04-11
US11435925B2 (en) 2022-09-06
KR20150077372A (ko) 2015-07-07
JP2015172925A (ja) 2015-10-01
TWI659303B (zh) 2019-05-11

Similar Documents

Publication Publication Date Title
HK1210843A1 (en) Method and system for reconfigurable parallel lookups using multiple shared memories
HK1210647A1 (en) Memory system
EP2787446A4 (en) METHOD, DEVICE AND SYSTEM FOR DISTRIBUTED STORAGE
EP2988204A4 (en) SYSTEM AND METHOD FOR MEMORY EXTENSION
EP3043517A4 (en) METHOD, DEVICE AND ROUTING SYSTEM
PT2995039T (pt) Sistemas e métodos para comunicação segura
EP2972777A4 (en) EXAMINATION SYSTEM
PL3804863T3 (pl) Sposób aplikacji i system aplikacji
EP2986075A4 (en) METHOD AND SYSTEM FOR RANDOM ACCESS
IL240527B (en) Composition of dentures and denture system
EP2981938A4 (en) METHOD AND SYSTEM FOR PROVIDING COLLABORATIVE SPACE
SG10201802547YA (en) Method and system for providing recommended terms
GB201306836D0 (en) Method and System for Activating Credentials
GB2513295B (en) Thermoelectric system and method
EP3041303A4 (en) METHOD, DEVICE AND SYSTEM FOR CONFIGURING RESEARCH SPACE
EP2998862A4 (en) METHOD, DEVICE AND SYSTEM FOR MEMORY MANAGEMENT
PL2945718T3 (pl) Układ oraz sposób krystalizacji
EP3029576A4 (en) REMOTE MEMORY EXCHANGE PARTITION METHOD, DEVICE, AND PARTITION SYSTEM
EP2985699A4 (en) MEMORY ACCESS AND STORAGE SYSTEM
IL227627B (en) Method and device for determining geographic location
GB201305411D0 (en) System and method
EP3025295A4 (en) SYSTEM AND METHOD FOR DISCOVERING AND EXPLORING CONCEPTS
EP3047373A4 (en) DEVICE, SYSTEM AND METHOD
EP2979193A4 (en) SHARED MEMORY SYSTEM
EP2981339A4 (en) SYSTEMS AND METHOD FOR ADVANCED BETTING