HK1003955A1 - Integrated semiconductor memory circuit and operation thereof - Google Patents
Integrated semiconductor memory circuit and operation thereofInfo
- Publication number
- HK1003955A1 HK1003955A1 HK98103103A HK98103103A HK1003955A1 HK 1003955 A1 HK1003955 A1 HK 1003955A1 HK 98103103 A HK98103103 A HK 98103103A HK 98103103 A HK98103103 A HK 98103103A HK 1003955 A1 HK1003955 A1 HK 1003955A1
- Authority
- HK
- Hong Kong
- Prior art keywords
- memory
- memory circuit
- semiconductor memory
- integrated semiconductor
- blh
- Prior art date
Links
- 239000004065 semiconductor Substances 0.000 title abstract 2
- 239000003990 capacitor Substances 0.000 abstract 2
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
- G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
- G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
- G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
- G11C11/4063—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing
- G11C11/407—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing for memory cells of the field-effect type
- G11C11/409—Read-write [R-W] circuits
- G11C11/4099—Dummy cell treatment; Reference voltage generators
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
- G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
- G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
- G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
- G11C11/4063—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing
- G11C11/407—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing for memory cells of the field-effect type
- G11C11/409—Read-write [R-W] circuits
- G11C11/4094—Bit-line management or control circuits
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Computer Hardware Design (AREA)
- Dram (AREA)
- Credit Cards Or The Like (AREA)
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| DE4400698 | 1994-01-12 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| HK1003955A1 true HK1003955A1 (en) | 1998-11-13 |
Family
ID=6507777
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| HK98103103A HK1003955A1 (en) | 1994-01-12 | 1998-04-15 | Integrated semiconductor memory circuit and operation thereof |
Country Status (7)
| Country | Link |
|---|---|
| US (1) | US5553027A (xx) |
| EP (1) | EP0663666B1 (xx) |
| JP (1) | JP3857329B2 (xx) |
| KR (1) | KR100334380B1 (xx) |
| AT (1) | ATE177245T1 (xx) |
| DE (1) | DE59407878D1 (xx) |
| HK (1) | HK1003955A1 (xx) |
Families Citing this family (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5754957A (en) * | 1996-03-06 | 1998-05-19 | Hughes Electronics Corporation | Method for performing a high speed automatic link transfer in a wireless personal communication system |
| KR100197576B1 (ko) * | 1996-10-31 | 1999-06-15 | 윤종용 | 서브 더미 비트라인 및 서브 더미 워드라인을 가지는반도체 메모리 장치 |
Family Cites Families (9)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| GB1523752A (en) * | 1974-08-28 | 1978-09-06 | Siemens Ag | Dynamic semiconductor data stores |
| JPS60191499A (ja) * | 1984-03-09 | 1985-09-28 | Toshiba Corp | ダイナミツク型ランダムアクセスメモリ |
| JPS60236191A (ja) * | 1984-05-08 | 1985-11-22 | Matsushita Electric Ind Co Ltd | 半導体記憶装置 |
| US4658382A (en) * | 1984-07-11 | 1987-04-14 | Texas Instruments Incorporated | Dynamic memory with improved dummy cell circuitry |
| US5255235A (en) * | 1987-05-15 | 1993-10-19 | Mitsubishi Denki Kabushiki Kaisha | Dynamic random access memory with dummy word lines connected to bit line potential adjusting capacitors |
| JPH02301097A (ja) * | 1989-05-15 | 1990-12-13 | Toshiba Corp | ダイナミック型ランダムアクセスメモリ |
| JPH0762955B2 (ja) * | 1989-05-15 | 1995-07-05 | 株式会社東芝 | ダイナミック型ランダムアクセスメモリ |
| JP2573416B2 (ja) * | 1990-11-28 | 1997-01-22 | 株式会社東芝 | 半導体記憶装置 |
| KR970000870B1 (ko) * | 1992-12-02 | 1997-01-20 | 마쯔시다덴기산교 가부시기가이샤 | 반도체메모리장치 |
-
1994
- 1994-12-15 EP EP94119877A patent/EP0663666B1/de not_active Expired - Lifetime
- 1994-12-15 DE DE59407878T patent/DE59407878D1/de not_active Expired - Fee Related
- 1994-12-15 AT AT94119877T patent/ATE177245T1/de not_active IP Right Cessation
-
1995
- 1995-01-05 KR KR1019950000071A patent/KR100334380B1/ko not_active IP Right Cessation
- 1995-01-09 JP JP01749595A patent/JP3857329B2/ja not_active Expired - Fee Related
- 1995-01-12 US US08/371,829 patent/US5553027A/en not_active Expired - Lifetime
-
1998
- 1998-04-15 HK HK98103103A patent/HK1003955A1/xx not_active IP Right Cessation
Also Published As
| Publication number | Publication date |
|---|---|
| EP0663666A2 (de) | 1995-07-19 |
| ATE177245T1 (de) | 1999-03-15 |
| JP3857329B2 (ja) | 2006-12-13 |
| EP0663666B1 (de) | 1999-03-03 |
| DE59407878D1 (de) | 1999-04-08 |
| EP0663666A3 (de) | 1995-10-04 |
| JPH07220467A (ja) | 1995-08-18 |
| US5553027A (en) | 1996-09-03 |
| KR950034260A (ko) | 1995-12-28 |
| KR100334380B1 (ko) | 2002-09-05 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| MY104092A (en) | Complementary metal-oxide-semiconductor transistor and one-capacitor dynamic-random-access memory cell and fabrication process therefor. | |
| US4799197A (en) | Semiconductor memory device having a CMOS sense amplifier | |
| KR880006837A (ko) | 고성능 디램을 위한 센스 증폭기 | |
| EP0301588A3 (en) | Semiconductor memory device | |
| EP0107387A3 (en) | Semiconductor memory device | |
| US5184324A (en) | Dynamic semiconductor multi-value memory device | |
| TW430799B (en) | Semiconductor memory device having sense amplifiers shared between open bit lines less affected by adjacent ones | |
| EP0347935A3 (en) | Semiconductor memory device | |
| TW328591B (en) | Sense circuit | |
| KR900015156A (ko) | 다이나믹 ram의 판독 회로 | |
| TW324857B (en) | Strong dielectric memory apparatus capable of decreasing array noise and power consumption | |
| EP0717415A3 (en) | Semiconductor memory device | |
| TW286378B (en) | A data sense circuit for dynamic random access memories | |
| KR970067366A (ko) | 복수 비트 데이타를 기억하는 메모리 셀을 가진 디램 | |
| HK1004240A1 (en) | Integrated semiconductor memory circuit and operation thereof | |
| HK1003955A1 (en) | Integrated semiconductor memory circuit and operation thereof | |
| TW358940B (en) | Semiconductor storage device | |
| EP0316877A3 (en) | Semiconductor memory device with improved output circuit | |
| EP0321847A3 (en) | Semiconductor memory capable of improving data rewrite speed | |
| EP0318927A3 (en) | Semiconductor memory circuit with sensing arrangement free from malfunction | |
| TW333650B (en) | The semiconductor memory, device & signal magnifying method | |
| TW342500B (en) | Charge storage for sensing operations in a DRAM | |
| EP0982735A3 (en) | Method and apparatus for bit line recovery in dynamic random access memory | |
| JPS5771579A (en) | Semiconductor memory device | |
| KR960008530B1 (en) | Dram cell |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PC | Patent ceased (i.e. patent has lapsed due to the failure to pay the renewal fee) |
Effective date: 20031215 |
|
| PC | Patent ceased (i.e. patent has lapsed due to the failure to pay the renewal fee) |