GR3022840T3 - Compensation of a clock operating error - Google Patents

Compensation of a clock operating error

Info

Publication number
GR3022840T3
GR3022840T3 GR970400515T GR970400515T GR3022840T3 GR 3022840 T3 GR3022840 T3 GR 3022840T3 GR 970400515 T GR970400515 T GR 970400515T GR 970400515 T GR970400515 T GR 970400515T GR 3022840 T3 GR3022840 T3 GR 3022840T3
Authority
GR
Greece
Prior art keywords
clock
frequency
pct
oscillator
operating error
Prior art date
Application number
GR970400515T
Other languages
English (en)
Inventor
Sakari Haapanen
Original Assignee
Tecnomen Oy
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Tecnomen Oy filed Critical Tecnomen Oy
Publication of GR3022840T3 publication Critical patent/GR3022840T3/el

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L7/00—Arrangements for synchronising receiver with transmitter
    • H04L7/02—Speed or phase control by the received code signals, the signals containing no special synchronisation information
    • H04L7/033—Speed or phase control by the received code signals, the signals containing no special synchronisation information using the transitions of the received signal to control the phase of the synchronising-signal-generating means, e.g. using a phase-locked loop
    • H04L7/0331—Speed or phase control by the received code signals, the signals containing no special synchronisation information using the transitions of the received signal to control the phase of the synchronising-signal-generating means, e.g. using a phase-locked loop with a digital phase-locked loop [PLL] processing binary samples, e.g. add/subtract logic for correction of receiver clock

Landscapes

  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Engineering & Computer Science (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)
  • Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
  • Mobile Radio Communication Systems (AREA)
  • Semiconductor Lasers (AREA)
  • Error Detection And Correction (AREA)
  • Television Signal Processing For Recording (AREA)
  • Luminescent Compositions (AREA)
  • Stroboscope Apparatuses (AREA)
  • Signal Processing For Digital Recording And Reproducing (AREA)
  • Magnetic Resonance Imaging Apparatus (AREA)
  • Lasers (AREA)
GR970400515T 1990-08-14 1997-03-17 Compensation of a clock operating error GR3022840T3 (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
FI904013A FI85318C (fi) 1990-08-14 1990-08-14 Kompensering av felet i en klockas gaong.
PCT/FI1991/000254 WO1992003880A1 (en) 1990-08-14 1991-08-14 Compensation of a clock operating error

Publications (1)

Publication Number Publication Date
GR3022840T3 true GR3022840T3 (en) 1997-06-30

Family

ID=8530928

Family Applications (1)

Application Number Title Priority Date Filing Date
GR970400515T GR3022840T3 (en) 1990-08-14 1997-03-17 Compensation of a clock operating error

Country Status (11)

Country Link
US (1) US5436936A (el)
EP (1) EP0543856B1 (el)
JP (1) JPH06503931A (el)
AT (1) ATE147913T1 (el)
DE (1) DE69124246T2 (el)
DK (1) DK0543856T3 (el)
ES (1) ES2099749T3 (el)
FI (1) FI85318C (el)
GR (1) GR3022840T3 (el)
TW (1) TW198755B (el)
WO (1) WO1992003880A1 (el)

Families Citing this family (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5439936A (en) * 1989-10-03 1995-08-08 The Regents Of The University Of California Method of treating certain tumors using illudin analogs
CA2091962A1 (en) * 1992-03-31 1993-10-01 Mark L. Witsaman Clock synchronization system
US5712867A (en) * 1992-10-15 1998-01-27 Nexus 1994 Limited Two-way paging apparatus having highly accurate frequency hopping synchronization
SE533636C2 (sv) * 2004-10-25 2010-11-16 Xinshu Man L L C Anordning vid bussförbindelse i CAN-system
AT511977A1 (de) * 2011-10-11 2013-04-15 Felix Dipl Ing Dr Himmelstoss Verfahren und vorrichtung zur kurzfristigen synchronisation mehrerer geräte
WO2014179350A1 (en) * 2013-04-29 2014-11-06 Greina Technologies, Inc. System for high-clock synchronization and stability
CN112910594B (zh) * 2021-03-12 2022-05-27 北京邮电大学 一种双频双向高精度时间同步方法

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4404675A (en) * 1981-04-27 1983-09-13 Gte Automatic Electric Incorporated Frame detection and synchronization system for high speed digital transmission systems
CA1279909C (en) * 1986-12-15 1991-02-05 Scott Marshall Apparatus and method for synchronizing a communication system
GB2217552A (en) * 1988-04-21 1989-10-25 Plessey Telecomm Frequency clock synchronisation
US4894846A (en) * 1988-06-30 1990-01-16 Digital Equipment Corporation Method for maintaining a correct time in a distributed processing system
JPH04502361A (ja) * 1988-12-19 1992-04-23 アルカテル・エヌ・ブイ クロック同期装置
US5008904A (en) * 1989-07-24 1991-04-16 Hewlett-Packard Co. Synchronizer using clock phase extrapolation

Also Published As

Publication number Publication date
JPH06503931A (ja) 1994-04-28
DK0543856T3 (da) 1997-02-03
ES2099749T3 (es) 1997-06-01
ATE147913T1 (de) 1997-02-15
US5436936A (en) 1995-07-25
FI904013A0 (fi) 1990-08-14
EP0543856B1 (en) 1997-01-15
FI85318C (fi) 1992-03-25
TW198755B (el) 1993-01-21
EP0543856A1 (en) 1993-06-02
FI904013A (fi) 1991-12-13
WO1992003880A1 (en) 1992-03-05
DE69124246D1 (de) 1997-02-27
FI85318B (fi) 1991-12-13
DE69124246T2 (de) 1997-05-15

Similar Documents

Publication Publication Date Title
SE8804461D0 (sv) Clock holdover circuit
DE3278145D1 (en) Temperature-compensated quarz timebase, and watch comprising the timebase
GR3022840T3 (en) Compensation of a clock operating error
ES8207397A1 (es) Un circuito para producir una senal periodica en forma de diente de sierra
JP2855449B2 (ja) 標準周波数信号生成装置
GB2301499A (en) Adjustable frequency synthesizer
GB2004155A (en) Compensating for temperature change of quartz oscillator frequency
CH642514GA3 (el)
KR970705871A (ko) 제어출력 클럭신호 발생을 위한 보상형 위상 동기 루프(compensated phase locked loop for generating a controlled output clock signal)
JPS6425601A (en) Temperature compensated crystal oscillator
EP0237699A3 (en) Method and circuit arrangement for the synchronization of a voltage-controlled oscillator inherent to a central exchange
Menzies et al. Advances in the determination of control parameters for static compensators
JPS6413833A (en) Frame synchronizing clock generating circuit
JPS55141869A (en) Phase synchronizing system
JPS6412691A (en) Video signal sampling circuit
JPS647596A (en) Electronic component
JPS53164A (en) Electronic clock
JPS55124088A (en) Compensating method for temperature of crystal watch
JPS527284A (en) Tuning regulator
JPS5598385A (en) Temperature compensating electronic watch
JPS5268472A (en) Electronic watch
JPS53148946A (en) Voltage control oscillation circuit
JPS6489619A (en) Phase locked loop oscillator
JPS5542001A (en) Electronic clock
JPS55166082A (en) Method of compensating temperature for crystal watch