GB2408642A - Integrated circuit comprising an SSTL (stub series terminated logic) pre-driver stage using regulated power supply and method for performing an SSTL operation - Google Patents

Integrated circuit comprising an SSTL (stub series terminated logic) pre-driver stage using regulated power supply and method for performing an SSTL operation Download PDF

Info

Publication number
GB2408642A
GB2408642A GB0506134A GB0506134A GB2408642A GB 2408642 A GB2408642 A GB 2408642A GB 0506134 A GB0506134 A GB 0506134A GB 0506134 A GB0506134 A GB 0506134A GB 2408642 A GB2408642 A GB 2408642A
Authority
GB
United Kingdom
Prior art keywords
sstl
driver stage
voltage
virtual
power supply
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
GB0506134A
Other versions
GB2408642B (en
GB0506134D0 (en
Inventor
Brian W Amick
Lynn Warriner
Claude R Gauthier
Tri K Tran
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Sun Microsystems Inc
Original Assignee
Sun Microsystems Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from US10/247,082 external-priority patent/US6873503B2/en
Priority claimed from US10/247,127 external-priority patent/US6734716B2/en
Application filed by Sun Microsystems Inc filed Critical Sun Microsystems Inc
Publication of GB0506134D0 publication Critical patent/GB0506134D0/en
Publication of GB2408642A publication Critical patent/GB2408642A/en
Application granted granted Critical
Publication of GB2408642B publication Critical patent/GB2408642B/en
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03KPULSE TECHNIQUE
    • H03K19/00Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/0008Arrangements for reducing power consumption
    • H03K19/0013Arrangements for reducing power consumption in field effect transistor circuits
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03KPULSE TECHNIQUE
    • H03K19/00Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/003Modifications for increasing the reliability for protection
    • H03K19/00315Modifications for increasing the reliability for protection in field-effect transistor circuits
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03KPULSE TECHNIQUE
    • H03K19/00Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/0175Coupling arrangements; Interface arrangements
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03KPULSE TECHNIQUE
    • H03K19/00Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/0175Coupling arrangements; Interface arrangements
    • H03K19/0185Coupling arrangements; Interface arrangements using field effect transistors only
    • H03K19/018507Interface arrangements
    • H03K19/018521Interface arrangements of complementary type, e.g. CMOS

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • Computing Systems (AREA)
  • General Engineering & Computer Science (AREA)
  • Mathematical Physics (AREA)
  • Logic Circuits (AREA)
  • Control Of Electrical Variables (AREA)
  • Dc-Dc Converters (AREA)
  • Amplifiers (AREA)

Abstract

A SSTL memory interface pre-driver stage (24) that uses a voltage regulator (32) to generate "virtual" supply and ground voltages is provided. The "virtual" supply, being lower than a power supply voltage of the pre-driver stage (24), and the "virtual" pound voltage, being greater than a zero volt ground voltage, allows low voltage transistors to be used, thereby improving interface performance and decreasing system power consumption. The pre-driver stage (24) uses a biasing circuit (30) to bias the voltage regulator (32), formed by a transistor arranged in a source follower configuration, to generate the "virtual" supply and ground voltages off which a voltage translator stage (36) of the pre-driver stage operates to generate an output of the pre-driver stage (24).

Description

GB 2408642 A continuation (72) cont Claude R Gauthier Tri K Tran (74)
Agent and/or Address for Service: W P Thompson & Co Drury Lane, LONDON, WC2B 5SQ, United Kingdom
GB0506134A 2002-09-19 2003-08-08 SSTL pre-driver design using regulated power supply Expired - Lifetime GB2408642B (en)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US10/247,082 US6873503B2 (en) 2002-09-19 2002-09-19 SSTL pull-up pre-driver design using regulated power supply
US10/247,127 US6734716B2 (en) 2002-09-19 2002-09-19 SSTL pull-down pre-driver design using regulated power supply
PCT/US2003/024817 WO2004027995A2 (en) 2002-09-19 2003-08-08 Integrated circuit comprising an sstl (stub series terminated logic) pre-driver stage using regulated power supply and method for performing an sstl operation

Publications (3)

Publication Number Publication Date
GB0506134D0 GB0506134D0 (en) 2005-05-04
GB2408642A true GB2408642A (en) 2005-06-01
GB2408642B GB2408642B (en) 2006-08-09

Family

ID=32033231

Family Applications (1)

Application Number Title Priority Date Filing Date
GB0506134A Expired - Lifetime GB2408642B (en) 2002-09-19 2003-08-08 SSTL pre-driver design using regulated power supply

Country Status (3)

Country Link
AU (1) AU2003259060A1 (en)
GB (1) GB2408642B (en)
WO (1) WO2004027995A2 (en)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8148962B2 (en) 2009-05-12 2012-04-03 Sandisk Il Ltd. Transient load voltage regulator

Citations (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4006491A (en) * 1975-05-15 1977-02-01 Motorola, Inc. Integrated circuit having internal main supply voltage regulator
US4430582A (en) * 1981-11-16 1984-02-07 National Semiconductor Corporation Fast CMOS buffer for TTL input levels
GB2241845A (en) * 1990-01-18 1991-09-11 Mitsubishi Electric Corp Voltage adjusting circuit
EP0517375A2 (en) * 1991-06-06 1992-12-09 Hitachi, Ltd. Semiconductor integrated circuit device
US5731713A (en) * 1994-01-31 1998-03-24 Townsend And Townsend And Crew Llp TTL to CMOS level translator with voltage and threshold compensation
EP0905902A2 (en) * 1997-09-29 1999-03-31 Siemens Aktiengesellschaft Constant current cmos output driver circuit with dual gate transistor devices
US6087885A (en) * 1997-09-11 2000-07-11 Mitsubishi Denki Kabushiki Kaisha Semiconductor device allowing fast and stable transmission of signals
US6172524B1 (en) * 1998-06-29 2001-01-09 Hyundai Electronics Industries Co., Ltd. Data input buffer

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6023174A (en) * 1997-07-11 2000-02-08 Vanguard International Semiconductor Corporation Adjustable, full CMOS input buffer for TTL, CMOS, or low swing input protocols

Patent Citations (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4006491A (en) * 1975-05-15 1977-02-01 Motorola, Inc. Integrated circuit having internal main supply voltage regulator
US4430582A (en) * 1981-11-16 1984-02-07 National Semiconductor Corporation Fast CMOS buffer for TTL input levels
GB2241845A (en) * 1990-01-18 1991-09-11 Mitsubishi Electric Corp Voltage adjusting circuit
EP0517375A2 (en) * 1991-06-06 1992-12-09 Hitachi, Ltd. Semiconductor integrated circuit device
US5731713A (en) * 1994-01-31 1998-03-24 Townsend And Townsend And Crew Llp TTL to CMOS level translator with voltage and threshold compensation
US6087885A (en) * 1997-09-11 2000-07-11 Mitsubishi Denki Kabushiki Kaisha Semiconductor device allowing fast and stable transmission of signals
EP0905902A2 (en) * 1997-09-29 1999-03-31 Siemens Aktiengesellschaft Constant current cmos output driver circuit with dual gate transistor devices
US6172524B1 (en) * 1998-06-29 2001-01-09 Hyundai Electronics Industries Co., Ltd. Data input buffer

Also Published As

Publication number Publication date
GB2408642B (en) 2006-08-09
GB0506134D0 (en) 2005-05-04
WO2004027995A3 (en) 2004-06-17
AU2003259060A1 (en) 2004-04-08
WO2004027995A2 (en) 2004-04-01
AU2003259060A8 (en) 2004-04-08

Similar Documents

Publication Publication Date Title
EP1134893A3 (en) Level shifter
EP0986177A3 (en) Semiconductor integrated circuit apparatus
EP1873786A3 (en) Thin film semiconductor device and manufacturing method
EP1282103A3 (en) Circuit for supplying the pixel in a luminescent display device with a prescribed current
EP1191695A3 (en) MOS logic circuit and semiconductor apparatus including the same
TW200711254A (en) Power controlling apparatus and method
WO2002071612A3 (en) Sub-micron high input voltage tolerant input output (i/o) circuit which accommodates large power supply variations
TW200721163A (en) Low power memory control circuits and methods
EP1387491A3 (en) Level shifter and flat panel display
GB2424135A (en) An output drive circuit that accommodates variable supply voltages
WO2007047637A3 (en) Improved audio synchronizer control and communications method and apparatus
CA2145358A1 (en) Circuit for controlling the voltages between well and sources of mos logic transistors, and system for slaving the power supply
TW200720877A (en) Regulator circuit
EP1130779A3 (en) Level conversion circuit as well as semiconductor device and display unit comprising the same
TWI283965B (en) Source follower
EP1039471A3 (en) Semiconductor integrated circuit and semiconductor memory device including overdriving sense amplifier
EP1237160A3 (en) Sense amplifier control circuit of semiconductor memory device
KR960704393A (en) HIGH SWING INTERFACE STAGE
JP3314185B2 (en) Logic circuit with power control function
MY134505A (en) Using an mos select gate for a phase change memory
GB2408642A (en) Integrated circuit comprising an SSTL (stub series terminated logic) pre-driver stage using regulated power supply and method for performing an SSTL operation
AU2003276556A1 (en) Turn-on bus transmitter with controlled slew rate
TW200505160A (en) Mixed-voltage CMOS I/O buffer with thin oxide device and dynamic n-well bias circuit
WO2003003582B1 (en) Low power operation mechanism and method
TW200520386A (en) Input stage for mixed-voltage-tolerant buffer without leakage issue

Legal Events

Date Code Title Description
PE20 Patent expired after termination of 20 years

Expiry date: 20230807