GB2143407B - Synchronising clock with data - Google Patents

Synchronising clock with data

Info

Publication number
GB2143407B
GB2143407B GB08414418A GB8414418A GB2143407B GB 2143407 B GB2143407 B GB 2143407B GB 08414418 A GB08414418 A GB 08414418A GB 8414418 A GB8414418 A GB 8414418A GB 2143407 B GB2143407 B GB 2143407B
Authority
GB
United Kingdom
Prior art keywords
data
synchronising clock
synchronising
clock
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
GB08414418A
Other languages
English (en)
Other versions
GB8414418D0 (en
GB2143407A (en
Inventor
Tadahiro Yoshida
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Platforms Ltd
Original Assignee
Nitsuko Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nitsuko Corp filed Critical Nitsuko Corp
Publication of GB8414418D0 publication Critical patent/GB8414418D0/en
Publication of GB2143407A publication Critical patent/GB2143407A/en
Application granted granted Critical
Publication of GB2143407B publication Critical patent/GB2143407B/en
Expired legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L7/00—Arrangements for synchronising receiver with transmitter
    • H04L7/02—Speed or phase control by the received code signals, the signals containing no special synchronisation information
    • H04L7/033—Speed or phase control by the received code signals, the signals containing no special synchronisation information using the transitions of the received signal to control the phase of the synchronising-signal-generating means, e.g. using a phase-locked loop
    • H04L7/0337—Selecting between two or more discretely delayed clocks or selecting between two or more discretely delayed received code signals
    • H04L7/0338—Selecting between two or more discretely delayed clocks or selecting between two or more discretely delayed received code signals the correction of the phase error being performed by a feed forward loop

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)
GB08414418A 1983-06-06 1984-06-06 Synchronising clock with data Expired GB2143407B (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP58100628A JPS59225640A (ja) 1983-06-06 1983-06-06 クロツク位相同期方式

Publications (3)

Publication Number Publication Date
GB8414418D0 GB8414418D0 (en) 1984-07-11
GB2143407A GB2143407A (en) 1985-02-06
GB2143407B true GB2143407B (en) 1987-01-14

Family

ID=14279097

Family Applications (1)

Application Number Title Priority Date Filing Date
GB08414418A Expired GB2143407B (en) 1983-06-06 1984-06-06 Synchronising clock with data

Country Status (3)

Country Link
US (1) US4573173A (enrdf_load_stackoverflow)
JP (1) JPS59225640A (enrdf_load_stackoverflow)
GB (1) GB2143407B (enrdf_load_stackoverflow)

Families Citing this family (24)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4672639A (en) * 1984-05-24 1987-06-09 Kabushiki Kaisha Toshiba Sampling clock pulse generator
US4805195A (en) * 1984-06-08 1989-02-14 Amdahl Corporation Selectable timing delay circuit
FR2577089B1 (fr) * 1985-02-07 1987-03-06 Thomson Csf Mat Tel Dispositif de transmission d'un signal d'horloge accompagne d'un signal de synchronisation
US4845437A (en) * 1985-07-09 1989-07-04 Minolta Camera Kabushiki Kaisha Synchronous clock frequency conversion circuit
US4953163A (en) * 1985-11-20 1990-08-28 Kabushiki Kaisha Kenwood TDM transmission system
JPH0744533B2 (ja) * 1985-12-30 1995-05-15 株式会社富士通ゼネラル デ−タ抜取クロツク発生回路
US4841551A (en) * 1987-01-05 1989-06-20 Grumman Aerospace Corporation High speed data-clock synchronization processor
WO1988005236A1 (en) * 1987-01-05 1988-07-14 Grumman Aerospace Corporation High speed data-clock synchronization processor
US4955040A (en) * 1987-10-27 1990-09-04 Siemens Aktiengesellschaft Method and apparatus for generating a correction signal in a digital clock recovery device
ATE76706T1 (de) * 1988-03-22 1992-06-15 Siemens Ag Verfahren und anordnung zur fortlaufenden anpassung der phase eines binaeren datensignals an einen takt.
ATE83881T1 (de) * 1988-04-29 1993-01-15 Siemens Ag Verfahren und anordnung zur taktrueckgewinnung aus einem datensignal durch fortlaufende anpassung eines oertlich erzeugten taktes an ein datensignal.
EP0363513B1 (de) * 1988-10-13 1994-02-16 Siemens Aktiengesellschaft Verfahren und Schaltungsanordnung zum Empfang eines binären Digitalsignals
JPH02260936A (ja) * 1989-03-31 1990-10-23 Toshiba Corp クロック抽出回路
EP0408969B1 (de) * 1989-07-14 1995-10-18 Siemens Aktiengesellschaft Einrichtung zum Laufzeitausgleich und zur Jitterbereinigung eines empfangenen Datensignals
FR2658015B1 (fr) * 1990-02-06 1994-07-29 Bull Sa Circuit verrouille en phase et multiplieur de frequence en resultant.
US6150855A (en) * 1990-02-06 2000-11-21 Bull, S.A. Phase-locked loop and resulting frequency multiplier
US5118975A (en) * 1990-03-05 1992-06-02 Thinking Machines Corporation Digital clock buffer circuit providing controllable delay
JPH0778774B2 (ja) * 1991-02-22 1995-08-23 インターナショナル・ビジネス・マシーンズ・コーポレイション 短待ち時間データ回復装置及びメッセージデータの同期化方法
JP3052576B2 (ja) * 1992-06-09 2000-06-12 日本電気株式会社 表示付き無線選択呼出受信機
US5488639A (en) * 1993-12-21 1996-01-30 Intel Corporation Parallel multistage synchronization method and apparatus
US5509038A (en) * 1994-04-06 1996-04-16 Hal Computer Systems, Inc. Multi-path data synchronizer system and method
US5644604A (en) * 1994-11-14 1997-07-01 Hal Computer Systems, Inc. Digital phase selector system and method
EP0758171A3 (en) * 1995-08-09 1997-11-26 Symbios Logic Inc. Data sampling and recovery
CN116597878B (zh) * 2023-07-17 2023-12-01 长鑫存储技术有限公司 数据处理电路及存储器

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4119796A (en) * 1976-11-01 1978-10-10 Versitron, Inc. Automatic data synchronizer
US4208724A (en) * 1977-10-17 1980-06-17 Sperry Corporation System and method for clocking data between a remote unit and a local unit
FR2462825A1 (fr) * 1979-07-27 1981-02-13 Thomson Csf Procede et dispositif pour la mise en phase d'une horloge locale
JPS56106421A (en) * 1980-01-29 1981-08-24 Nippon Hoso Kyokai <Nhk> Constant ratio delay circuit
FR2479620B1 (fr) * 1980-03-28 1988-01-08 Thomson Csf Dispositif de synchronisation d'informations numeriques transmises par paquets et recepteur comportant un tel dispositif
FR2527029A1 (fr) * 1982-05-14 1983-11-18 Thomson Csf Mat Tel Emetteur et recepteur de donnees en mode paquet
JPS5986385A (ja) * 1982-11-09 1984-05-18 Toshiba Corp サンプリングパルス生成回路

Also Published As

Publication number Publication date
GB8414418D0 (en) 1984-07-11
JPS59225640A (ja) 1984-12-18
US4573173A (en) 1986-02-25
JPH0220184B2 (enrdf_load_stackoverflow) 1990-05-08
GB2143407A (en) 1985-02-06

Similar Documents

Publication Publication Date Title
GB2143407B (en) Synchronising clock with data
GB8329509D0 (en) Computer
GB2106673B (en) Clock
GB8323401D0 (en) Data display arrangements
CA48996S (en) Clock
GB8323399D0 (en) Data display arrangements
GB2148558B (en) Time signal clock
GB8402405D0 (en) Clocks
GB8323402D0 (en) Data display arrangements
DE3273304D1 (en) Clock case
GB2148562B (en) Computers
GB8416859D0 (en) Combination of data
GB8326046D0 (en) Computers
GB8331903D0 (en) Data display
GB8304270D0 (en) Timepiece
GB2135083B (en) Travelling clock
GB8412972D0 (en) Data store
SU1154648A1 (en) Electronic clock
GB8403100D0 (en) Watch case
GB8316803D0 (en) Clock
GB8311445D0 (en) Master clocks
IL67998A0 (en) Electronic clock
GB8319160D0 (en) Clock/watch
KR850000046Y1 (en) Watch case with hinge
KR850002184Y1 (en) Watch

Legal Events

Date Code Title Description
PCNP Patent ceased through non-payment of renewal fee

Effective date: 19940606