GB1580657A - Semiconductor device manufacture - Google Patents

Semiconductor device manufacture Download PDF

Info

Publication number
GB1580657A
GB1580657A GB29189/77A GB2918977A GB1580657A GB 1580657 A GB1580657 A GB 1580657A GB 29189/77 A GB29189/77 A GB 29189/77A GB 2918977 A GB2918977 A GB 2918977A GB 1580657 A GB1580657 A GB 1580657A
Authority
GB
United Kingdom
Prior art keywords
insulating layer
layer
semiconductor
zone
aperture
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
GB29189/77A
Other languages
English (en)
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Koninklijke Philips NV
Original Assignee
Philips Gloeilampenfabrieken NV
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Philips Gloeilampenfabrieken NV filed Critical Philips Gloeilampenfabrieken NV
Publication of GB1580657A publication Critical patent/GB1580657A/en
Expired legal-status Critical Current

Links

Classifications

    • H10P76/40—
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
    • H10D84/01—Manufacture or treatment
    • H10D84/0107—Integrating at least one component covered by H10D12/00 or H10D30/00 with at least one component covered by H10D8/00, H10D10/00 or H10D18/00, e.g. integrating IGFETs with BJTs
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
    • H10D84/01—Manufacture or treatment
    • H10D84/0112—Integrating together multiple components covered by H10D8/00, H10D10/00 or H10D18/00, e.g. integrating multiple BJTs
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
    • H10D84/01—Manufacture or treatment
    • H10D84/02—Manufacture or treatment characterised by using material-based technologies
    • H10D84/03—Manufacture or treatment characterised by using material-based technologies using Group IV technology, e.g. silicon technology or silicon-carbide [SiC] technology
    • H10D84/038—Manufacture or treatment characterised by using material-based technologies using Group IV technology, e.g. silicon technology or silicon-carbide [SiC] technology using silicon technology, e.g. SiGe
    • H10P14/61—
    • H10P14/662—
    • H10P50/283—
    • H10W10/0121—
    • H10W10/13—

Landscapes

  • Bipolar Transistors (AREA)
  • Element Separation (AREA)
  • Weting (AREA)
  • Bipolar Integrated Circuits (AREA)
  • Semiconductor Integrated Circuits (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
GB29189/77A 1976-07-15 1977-07-12 Semiconductor device manufacture Expired GB1580657A (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
FR7621646A FR2358748A1 (fr) 1976-07-15 1976-07-15 Procede d'autoalignement des elements d'un dispositif semi-conducteur et dispositif realise suivant ce procede

Publications (1)

Publication Number Publication Date
GB1580657A true GB1580657A (en) 1980-12-03

Family

ID=9175756

Family Applications (1)

Application Number Title Priority Date Filing Date
GB29189/77A Expired GB1580657A (en) 1976-07-15 1977-07-12 Semiconductor device manufacture

Country Status (7)

Country Link
US (1) US4443933A (enExample)
JP (1) JPS6026301B2 (enExample)
CA (1) CA1094429A (enExample)
DE (1) DE2729973C2 (enExample)
FR (1) FR2358748A1 (enExample)
GB (1) GB1580657A (enExample)
NL (1) NL188668C (enExample)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE3302352A1 (de) * 1982-01-25 1983-09-08 Hitachi, Ltd., Tokyo Verfahren zur herstellung von integrierten halbleiterschaltungen

Families Citing this family (18)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4135954A (en) * 1977-07-12 1979-01-23 International Business Machines Corporation Method for fabricating self-aligned semiconductor devices utilizing selectively etchable masking layers
JPS55163400A (en) * 1979-06-07 1980-12-19 Tokyo Sogo Keibi Hoshiyou Kk Liquid leak detection method in pipe line
US4443932A (en) * 1982-01-18 1984-04-24 Motorla, Inc. Self-aligned oxide isolated process and device
EP0093786B1 (de) * 1982-05-06 1986-08-06 Deutsche ITT Industries GmbH Verfahren zum Herstellen einer planaren monolithisch integrierten Festkörperschaltung mit mindestens einem Isolierschicht-Feldeffekttransistor und mit mindestens einem Bipolartransistor
JPS5955052A (ja) * 1982-09-24 1984-03-29 Hitachi Ltd 半導体集積回路装置の製造方法
EP0122313B1 (de) * 1983-04-18 1987-01-07 Deutsche ITT Industries GmbH Verfahren zum Herstellen einer monolithisch integrierten Schaltung mit mindestens einem integrierten Isolierschicht-Feldeffekttransistor
NL188923C (nl) * 1983-07-05 1992-11-02 Philips Nv Werkwijze ter vervaardiging van een halfgeleiderinrichting.
US4486266A (en) * 1983-08-12 1984-12-04 Tektronix, Inc. Integrated circuit method
US4569117A (en) * 1984-05-09 1986-02-11 Texas Instruments Incorporated Method of making integrated circuit with reduced narrow-width effect
US4663832A (en) * 1984-06-29 1987-05-12 International Business Machines Corporation Method for improving the planarity and passivation in a semiconductor isolation trench arrangement
US4669179A (en) * 1985-11-01 1987-06-02 Advanced Micro Devices, Inc. Integrated circuit fabrication process for forming a bipolar transistor having extrinsic base regions
US4797372A (en) * 1985-11-01 1989-01-10 Texas Instruments Incorporated Method of making a merge bipolar and complementary metal oxide semiconductor transistor device
US4692344A (en) * 1986-02-28 1987-09-08 Rca Corporation Method of forming a dielectric film and semiconductor device including said film
US5023690A (en) * 1986-10-24 1991-06-11 Texas Instruments Incorporated Merged bipolar and complementary metal oxide semiconductor transistor device
DE3885658T2 (de) * 1987-06-11 1994-06-01 Fairchild Semiconductor Herstellung einer Halbleiterstruktur.
US5055417A (en) * 1987-06-11 1991-10-08 National Semiconductor Corporation Process for fabricating self-aligned high performance lateral action silicon-controlled rectifier and static random access memory cells
US6232232B1 (en) * 1998-04-07 2001-05-15 Micron Technology, Inc. High selectivity BPSG to TEOS etchant
US6660655B2 (en) * 1999-10-12 2003-12-09 Taiwan Semiconductor Manufacturing Company Method and solution for preparing SEM samples for low-K materials

Family Cites Families (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3576630A (en) * 1966-10-29 1971-04-27 Nippon Electric Co Photo-etching process
US3488564A (en) * 1968-04-01 1970-01-06 Fairchild Camera Instr Co Planar epitaxial resistors
BE758009A (fr) * 1969-10-27 1971-04-26 Western Electric Co Dispositif a impedance reglable pour circuit integre
JPS5012995B1 (enExample) * 1970-02-09 1975-05-16
US3708360A (en) * 1970-06-09 1973-01-02 Texas Instruments Inc Self-aligned gate field effect transistor with schottky barrier drain and source
NL173110C (nl) * 1971-03-17 1983-12-01 Philips Nv Werkwijze ter vervaardiging van een halfgeleiderinrichting, waarbij op een oppervlak van een halfgeleiderlichaam een uit ten minste twee deellagen van verschillend materiaal samengestelde maskeringslaag wordt aangebracht.
US3748187A (en) * 1971-08-03 1973-07-24 Hughes Aircraft Co Self-registered doped layer for preventing field inversion in mis circuits
US3860466A (en) * 1971-10-22 1975-01-14 Texas Instruments Inc Nitride composed masking for integrated circuits
US3899363A (en) * 1974-06-28 1975-08-12 Ibm Method and device for reducing sidewall conduction in recessed oxide pet arrays
US3948694A (en) * 1975-04-30 1976-04-06 Motorola, Inc. Self-aligned method for integrated circuit manufacture
US4135954A (en) * 1977-07-12 1979-01-23 International Business Machines Corporation Method for fabricating self-aligned semiconductor devices utilizing selectively etchable masking layers

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE3302352A1 (de) * 1982-01-25 1983-09-08 Hitachi, Ltd., Tokyo Verfahren zur herstellung von integrierten halbleiterschaltungen
US4469535A (en) * 1982-01-25 1984-09-04 Hitachi, Ltd. Method of fabricating semiconductor integrated circuit devices

Also Published As

Publication number Publication date
JPS5310289A (en) 1978-01-30
US4443933A (en) 1984-04-24
FR2358748A1 (fr) 1978-02-10
NL188668B (nl) 1992-03-16
CA1094429A (en) 1981-01-27
NL188668C (nl) 1992-08-17
NL7707780A (nl) 1978-01-17
JPS6026301B2 (ja) 1985-06-22
DE2729973A1 (de) 1978-01-19
DE2729973C2 (de) 1987-03-26
FR2358748B1 (enExample) 1978-12-15

Similar Documents

Publication Publication Date Title
US4443933A (en) Utilizing multi-layer mask to define isolation and device zones in a semiconductor substrate
US4299024A (en) Fabrication of complementary bipolar transistors and CMOS devices with poly gates
EP0039411B1 (en) Process for fabricating an integrated pnp and npn transistor structure
US3847687A (en) Methods of forming self aligned transistor structure having polycrystalline contacts
EP0068154B1 (en) Integrated circuit containing a semiconductive substrate having field isolation regions and electrically conductive regions
US4139402A (en) Method of manufacturing a semiconductor device utilizing doped oxides and controlled oxidation
EP0083816B1 (en) Semiconductor device having an interconnection pattern
US4060427A (en) Method of forming an integrated circuit region through the combination of ion implantation and diffusion steps
US4151010A (en) Forming adjacent impurity regions in a semiconductor by oxide masking
EP0070402B1 (en) Method of forming electrically conductive patterns on a semiconductor device, and a semiconductor device manufactured by the method
US4148054A (en) Method of manufacturing a semiconductor device and device manufactured by using the method
US4871684A (en) Self-aligned polysilicon emitter and contact structure for high performance bipolar transistors
US4408387A (en) Method for producing a bipolar transistor utilizing an oxidized semiconductor masking layer in conjunction with an anti-oxidation mask
EP0178000B1 (en) Method of forming submicron grooves in, for example, semiconductor material and devices obtained by means of this method
JP3098848B2 (ja) 自己整合型プレーナモノリシック集積回路縦型トランジスタプロセス
US4191595A (en) Method of manufacturing PN junctions in a semiconductor region to reach an isolation layer without exposing the semiconductor region surface
JPH0241170B2 (enExample)
US4691436A (en) Method for fabricating a bipolar semiconductor device by undercutting and local oxidation
EP0438693A2 (en) Method of manufacturing semiconductor device
EP0066280A2 (en) Method for manufacturing semiconductor device
US4464825A (en) Process for fabrication of high-speed radiation hard bipolar semiconductor devices
US4910170A (en) Method of manufacturing semiconductor device
US3925105A (en) Process for fabricating integrated circuits utilizing ion implantation
JPH06101540B2 (ja) 半導体集積回路の製造方法
JPH0366815B2 (enExample)

Legal Events

Date Code Title Description
PS Patent sealed [section 19, patents act 1949]
PCNP Patent ceased through non-payment of renewal fee

Effective date: 19940712