GB1564130A - Semiconductor integrated circuit and a method for manufacturing the same - Google Patents

Semiconductor integrated circuit and a method for manufacturing the same Download PDF

Info

Publication number
GB1564130A
GB1564130A GB44158/76A GB4415876A GB1564130A GB 1564130 A GB1564130 A GB 1564130A GB 44158/76 A GB44158/76 A GB 44158/76A GB 4415876 A GB4415876 A GB 4415876A GB 1564130 A GB1564130 A GB 1564130A
Authority
GB
United Kingdom
Prior art keywords
substrate
voltage
gate
integrated circuit
field
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
GB44158/76A
Other languages
English (en)
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Toshiba Corp
Original Assignee
Tokyo Shibaura Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Tokyo Shibaura Electric Co Ltd filed Critical Tokyo Shibaura Electric Co Ltd
Publication of GB1564130A publication Critical patent/GB1564130A/en
Expired legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00Field-effect transistors [FET]
    • H10D30/60Insulated-gate field-effect transistors [IGFET]
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D62/00Semiconductor bodies, or regions thereof, of devices having potential barriers
    • H10D62/10Shapes, relative sizes or dispositions of the regions of the semiconductor bodies; Shapes of the semiconductor bodies
    • H10D62/102Constructional design considerations for preventing surface leakage or controlling electric field concentration
    • H10D62/103Constructional design considerations for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse-biased devices
    • H10D62/105Constructional design considerations for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse-biased devices by having particular doping profiles, shapes or arrangements of PN junctions; by having supplementary regions, e.g. junction termination extension [JTE] 
    • H10D62/108Constructional design considerations for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse-biased devices by having particular doping profiles, shapes or arrangements of PN junctions; by having supplementary regions, e.g. junction termination extension [JTE]  having localised breakdown regions, e.g. built-in avalanching regions 
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D62/00Semiconductor bodies, or regions thereof, of devices having potential barriers
    • H10D62/10Shapes, relative sizes or dispositions of the regions of the semiconductor bodies; Shapes of the semiconductor bodies
    • H10D62/102Constructional design considerations for preventing surface leakage or controlling electric field concentration
    • H10D62/112Constructional design considerations for preventing surface leakage or controlling electric field concentration for preventing surface leakage due to surface inversion layers, e.g. by using channel stoppers

Landscapes

  • Insulated Gate Type Field-Effect Transistor (AREA)
  • Bipolar Transistors (AREA)
  • Electrodes Of Semiconductors (AREA)
  • Exposure Of Semiconductors, Excluding Electron Or Ion Beam Exposure (AREA)
GB44158/76A 1975-10-29 1976-10-25 Semiconductor integrated circuit and a method for manufacturing the same Expired GB1564130A (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP50130240A JPS5267276A (en) 1975-10-29 1975-10-29 Manufacture of semiconductor unit

Publications (1)

Publication Number Publication Date
GB1564130A true GB1564130A (en) 1980-04-02

Family

ID=15029463

Family Applications (1)

Application Number Title Priority Date Filing Date
GB44158/76A Expired GB1564130A (en) 1975-10-29 1976-10-25 Semiconductor integrated circuit and a method for manufacturing the same

Country Status (3)

Country Link
JP (1) JPS5267276A (enExample)
DE (1) DE2648646A1 (enExample)
GB (1) GB1564130A (enExample)

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5034914B1 (enExample) * 1969-10-27 1975-11-12
US3821781A (en) * 1972-11-01 1974-06-28 Ibm Complementary field effect transistors having p doped silicon gates
JPS5056189A (enExample) * 1973-09-14 1975-05-16

Also Published As

Publication number Publication date
DE2648646C2 (enExample) 1988-01-21
JPS5267276A (en) 1977-06-03
DE2648646A1 (de) 1977-05-05

Similar Documents

Publication Publication Date Title
US4272880A (en) MOS/SOS Process
US4258465A (en) Method for fabrication of offset gate MIS device
US4225875A (en) Short channel MOS devices and the method of manufacturing same
US4143388A (en) Mos type semiconductor device
KR980006510A (ko) 반도체 장치의 제조방법
US3883372A (en) Method of making a planar graded channel MOS transistor
GB2106713A (en) Method of making an integrated circuit
CN1606807A (zh) 带有不同硅厚度的绝缘膜上硅装置
US4081896A (en) Method of making a substrate contact for an integrated circuit
EP0459398A2 (en) Manufacturing method of a channel in MOS semiconductor devices
US4343079A (en) Self-registering method of manufacturing an insulated gate field-effect transistor
US3800411A (en) Method of forming a stable mnos igfet
GB1564130A (en) Semiconductor integrated circuit and a method for manufacturing the same
EP0690513A2 (en) Step-cut insulated gate static induction transistors and method of manufacturing the same
JPH05102403A (ja) 半導体装置の製造方法
US3874937A (en) Method for manufacturing metal oxide semiconductor integrated circuit of reduced size
US3922704A (en) Metal oxide semiconductor integrated circuit of reduced size and a method for manufacturing same
JPH01264265A (ja) 半導体装置およびその製造方法
JPH09148449A (ja) 半導体装置の製造方法
CN1224084C (zh) 一种不同厚度栅极氧化层的制造方法
Foster Silicon processing: CMOS technology
KR0155301B1 (ko) 중첩구조를 구비한 모스 전계효과 트랜지스터의 제조방법
KR100555454B1 (ko) Soi 트랜지스터의 제조방법
KR930004301B1 (ko) 소이 구조의 트랜지스터 제조방법
US3791023A (en) Method of manufacturing a field effect transistor

Legal Events

Date Code Title Description
PS Patent sealed [section 19, patents act 1949]
PE20 Patent expired after termination of 20 years

Effective date: 19961024