GB1452559A - Method and device for frequency multiplication - Google Patents

Method and device for frequency multiplication

Info

Publication number
GB1452559A
GB1452559A GB5339174A GB5339174A GB1452559A GB 1452559 A GB1452559 A GB 1452559A GB 5339174 A GB5339174 A GB 5339174A GB 5339174 A GB5339174 A GB 5339174A GB 1452559 A GB1452559 A GB 1452559A
Authority
GB
United Kingdom
Prior art keywords
pulse
counter
phase
window
divider
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
GB5339174A
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hasler AG
Original Assignee
Hasler AG
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hasler AG filed Critical Hasler AG
Publication of GB1452559A publication Critical patent/GB1452559A/en
Expired legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03LAUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00Automatic control of frequency or phase; Synchronisation
    • H03L7/06Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08Details of the phase-locked loop
    • H03L7/0807Details of the phase-locked loop concerning mainly a recovery circuit for the reference signal
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03LAUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00Automatic control of frequency or phase; Synchronisation
    • H03L7/06Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08Details of the phase-locked loop
    • H03L7/14Details of the phase-locked loop for assuring constant frequency when supply or correction voltages fail or are interrupted
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03LAUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00Automatic control of frequency or phase; Synchronisation
    • H03L7/06Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/16Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop
    • H03L7/18Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop
    • H03L7/183Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop a time difference being used for locking the loop, the counter counting between fixed numbers or the frequency divider dividing by a fixed number
    • H03L7/191Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop a time difference being used for locking the loop, the counter counting between fixed numbers or the frequency divider dividing by a fixed number using at least two different signals from the frequency divider or the counter for determining the time difference
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03LAUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L2207/00Indexing scheme relating to automatic control of frequency or phase and to synchronisation
    • H03L2207/18Temporarily disabling, deactivating or stopping the frequency counter or divider

Abstract

1452559 APC systems HASLER AG 10 Dec 1974 [20 Dec 1973] 53391/74 Heading H3A In an APC circuit including an oscillator 13, a phase comparator 16, a fixed divider 15 and a variable counter 21, phase comparison takes place normally between the reference pulses f 0 and the divider 15 output and a phase pulse m is substituted for the reference pulse if the latter does not appear within a predetermined period before the pulse m. In operation, the counter 21 emits a phase pulse m for setting the flip-flop 24, a reset pulse, a gate opening pulse on line 26 to provide a test window and a pulse to a comparison circuit 22 during each counter setting in the test window. When the reference pulse is early or late as to occur near the edges of the window, the division ratio of 21 is stepped up or down by one step. When the circuit 22 detects that reference pulses are present but not falling within the window, a gate 20 feeding the divider 15 and the counter 22 is blocked for resynchronization of the loop.
GB5339174A 1973-12-20 1974-12-10 Method and device for frequency multiplication Expired GB1452559A (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CH1788973A CH566089A5 (en) 1973-12-20 1973-12-20

Publications (1)

Publication Number Publication Date
GB1452559A true GB1452559A (en) 1976-10-13

Family

ID=4428858

Family Applications (1)

Application Number Title Priority Date Filing Date
GB5339174A Expired GB1452559A (en) 1973-12-20 1974-12-10 Method and device for frequency multiplication

Country Status (7)

Country Link
JP (1) JPS50115458A (en)
CH (1) CH566089A5 (en)
DE (1) DE2456742A1 (en)
GB (1) GB1452559A (en)
IT (1) IT1032558B (en)
NL (1) NL7416281A (en)
SE (1) SE398423B (en)

Cited By (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE3027653A1 (en) * 1979-07-30 1981-04-02 International Standard Electric Corp., New York, N.Y. FREQUENCY SYNTHESIZER
US4425646A (en) 1980-07-11 1984-01-10 Tokyo Shibaura Denki Kabushiki Kaisha Input data synchronizing circuit
GB2132042A (en) * 1982-12-15 1984-06-27 British Broadcasting Corp Frequency and timing sources
WO1999013582A1 (en) * 1997-09-09 1999-03-18 Advanced Fibre Communications, Inc. Perturbation tolerant digital phase-locked loop employing phase-frequency detector
WO2008152456A1 (en) * 2007-06-14 2008-12-18 Freescale Semiconductor, Inc. Circuit arrangement for filtering unwanted signals from a clock signal, processing system and method of filtering unwanted signals from a clock signal
US8519768B2 (en) 2009-03-31 2013-08-27 Freescale Semiconductor, Inc. Clock glitch detection
US8552764B2 (en) 2009-01-05 2013-10-08 Freescale Semiconductor, Inc. Clock glitch detection circuit

Families Citing this family (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
SE7411960L (en) * 1974-09-24 1976-03-25 Fabriker As Haustrups METHOD OF MANUFACTURING CONTAINERS LIKE POLYESTER BOTTLES OR CANS
JPS6051312B2 (en) * 1981-03-20 1985-11-13 日本ビクター株式会社 Horizontal scanning frequency multiplier circuit
US4389622A (en) * 1981-09-28 1983-06-21 Honeywell Inc. System for preventing transient induced errors in phase locked loop
JPS58191573A (en) * 1982-05-06 1983-11-08 Victor Co Of Japan Ltd Horizontal scanning frequency multiplier circuit
FR2710806B1 (en) * 1993-09-28 1995-11-10 France Telecom Frequency control device.
US5410368A (en) * 1993-12-29 1995-04-25 Zenith Electronics Corp. Carrier acquisition by applying substitute pilot to a synchronous demodulator during a start up interval
IT1278538B1 (en) * 1995-12-20 1997-11-24 Sits Soc It Telecom Siemens PROCEDURE FOR MAINTAINING LOCK IN A DIGITAL PLL DURING ANY TRANSIENT INTERRUPTIONS OF THE SYNCHRONIZING SIGNAL

Cited By (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE3027653A1 (en) * 1979-07-30 1981-04-02 International Standard Electric Corp., New York, N.Y. FREQUENCY SYNTHESIZER
US4425646A (en) 1980-07-11 1984-01-10 Tokyo Shibaura Denki Kabushiki Kaisha Input data synchronizing circuit
GB2132042A (en) * 1982-12-15 1984-06-27 British Broadcasting Corp Frequency and timing sources
WO1999013582A1 (en) * 1997-09-09 1999-03-18 Advanced Fibre Communications, Inc. Perturbation tolerant digital phase-locked loop employing phase-frequency detector
WO2008152456A1 (en) * 2007-06-14 2008-12-18 Freescale Semiconductor, Inc. Circuit arrangement for filtering unwanted signals from a clock signal, processing system and method of filtering unwanted signals from a clock signal
US8115516B2 (en) 2007-06-14 2012-02-14 Freescale Semiconductor, Inc. Circuit arrangement for filtering unwanted signals from a clock signal, processing system and method of filtering unwanted signals from a clock signal
US8552764B2 (en) 2009-01-05 2013-10-08 Freescale Semiconductor, Inc. Clock glitch detection circuit
US9024663B2 (en) 2009-01-05 2015-05-05 Freescale Semiconductor, Inc. Clock glitch detection circuit
US8519768B2 (en) 2009-03-31 2013-08-27 Freescale Semiconductor, Inc. Clock glitch detection

Also Published As

Publication number Publication date
IT1032558B (en) 1979-06-20
DE2456742A1 (en) 1975-06-26
JPS50115458A (en) 1975-09-10
NL7416281A (en) 1975-06-24
CH566089A5 (en) 1975-08-29
SE7415990L (en) 1975-06-23
SE398423B (en) 1977-12-19

Similar Documents

Publication Publication Date Title
GB1452559A (en) Method and device for frequency multiplication
GB1516699A (en) Regulated voltage generators
GB1367117A (en) Synchronizing system
GB1440390A (en) Signal generating circuit
US3949199A (en) Pulse width decoder
GB1456453A (en) Phase locked oscillators
GB1137769A (en) Self correcting pulse generating clock
GB1248502A (en) Automatically adaptive counter apparatus
GB1264903A (en)
GB1296809A (en)
GB1445625A (en) Generator with decade frequency adjustment
GB1143896A (en) Frequency synthesiser
GB1480581A (en) Phase-locked loop
GB1228350A (en)
GB1256199A (en) Frequency to direct current converter
US4363003A (en) Phase locked loop for use with discontinuous input signals
GB1111355A (en) Stabilised variable oscillator
GB1346247A (en) Vertical synchronizing system
GB1276278A (en) Frequency divider
GB1402332A (en) Timing means with long time intervals
GB1512715A (en) Circuit arrangement for synchronizing an output signal in accordance with a periodic pulsatory input signal
GB1245768A (en) Phase locking
GB1142751A (en) Improvements in or relating to frequency synthesisers
GB1139776A (en) Improvements in or relating to frequency synthesisers
JPS5344165A (en) Programable counter

Legal Events

Date Code Title Description
PS Patent sealed [section 19, patents act 1949]
PCNP Patent ceased through non-payment of renewal fee