GB1346624A - Binary multiplier - Google Patents

Binary multiplier

Info

Publication number
GB1346624A
GB1346624A GB5645871A GB5645871A GB1346624A GB 1346624 A GB1346624 A GB 1346624A GB 5645871 A GB5645871 A GB 5645871A GB 5645871 A GB5645871 A GB 5645871A GB 1346624 A GB1346624 A GB 1346624A
Authority
GB
United Kingdom
Prior art keywords
code
cim
complement
multiplier
binary
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
GB5645871A
Other languages
English (en)
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
International Business Machines Corp
Original Assignee
International Business Machines Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by International Business Machines Corp filed Critical International Business Machines Corp
Publication of GB1346624A publication Critical patent/GB1346624A/en
Expired legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/52—Multiplying; Dividing
    • G06F7/523—Multiplying only
    • G06F7/533—Reduction of the number of iteration steps or stages, e.g. using the Booth algorithm, log-sum, odd-even
    • G06F7/5332—Reduction of the number of iteration steps or stages, e.g. using the Booth algorithm, log-sum, odd-even by skipping over strings of zeroes or ones, e.g. using the Booth Algorithm
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/544—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices for evaluating functions by calculation
    • G06F7/5443—Sum of products

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Computational Mathematics (AREA)
  • Mathematical Analysis (AREA)
  • Mathematical Optimization (AREA)
  • Pure & Applied Mathematics (AREA)
  • Computing Systems (AREA)
  • General Engineering & Computer Science (AREA)
  • Complex Calculations (AREA)
  • Error Detection And Correction (AREA)
GB5645871A 1971-02-25 1971-12-06 Binary multiplier Expired GB1346624A (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
FR7107548A FR2127343A5 (cg-RX-API-DMAC10.html) 1971-02-25 1971-02-25

Publications (1)

Publication Number Publication Date
GB1346624A true GB1346624A (en) 1974-02-13

Family

ID=9072928

Family Applications (1)

Application Number Title Priority Date Filing Date
GB5645871A Expired GB1346624A (en) 1971-02-25 1971-12-06 Binary multiplier

Country Status (4)

Country Link
JP (1) JPS5423212B1 (cg-RX-API-DMAC10.html)
DE (1) DE2207566C3 (cg-RX-API-DMAC10.html)
FR (1) FR2127343A5 (cg-RX-API-DMAC10.html)
GB (1) GB1346624A (cg-RX-API-DMAC10.html)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4215416A (en) * 1978-03-22 1980-07-29 Trw Inc. Integrated multiplier-accumulator circuit with preloadable accumulator register

Also Published As

Publication number Publication date
JPS5423212B1 (cg-RX-API-DMAC10.html) 1979-08-11
FR2127343A5 (cg-RX-API-DMAC10.html) 1972-10-13
DE2207566A1 (de) 1972-09-28
DE2207566B2 (de) 1979-08-09
DE2207566C3 (de) 1980-04-17

Similar Documents

Publication Publication Date Title
GB1159909A (en) Digital Filters.
GB1280906A (en) Multiplying device
US4868777A (en) High speed multiplier utilizing signed-digit and carry-save operands
JPS5650439A (en) Binary multiplier cell circuit
EP0103722A3 (en) Multiplying circuit
GB1099340A (en) Multiplier circuit
JPS6226723B2 (cg-RX-API-DMAC10.html)
JPS5447539A (en) Digital binary multiplier circuit
SU1076902A1 (ru) Матричное устройство дл умножени
KR890012221A (ko) 고속 승산기 및 이에 의한 승산 방법
GB1087455A (en) Computing system
GB976620A (en) Improvements in or relating to multiplying arrangements for digital computing and like purposes
SU748412A1 (ru) Устройство дл умножени двоичных чисел
GB965830A (en) Parallel adder with fast carry network
SU877521A1 (ru) Преобразователь двоично-дес тичного кода в двоичный
SU1226447A1 (ru) Устройство дл умножени
SU1003074A1 (ru) Устройство дл параллельного алгебраического сложени в знакоразр дной системе счислени
GB1393418A (en) Electronic arrangement for quintupling a binary-coded decimal number
SU1262482A1 (ru) Последовательное устройство дл умножени
SU851395A1 (ru) Преобразователь двоичного кода вдОпОлНиТЕльНый
SU926654A1 (ru) Устройство дл логарифмировани массивов двоичных чисел
SU572785A1 (ru) Суммирующее устройство дл сложени двух -разр дных чисел
SU627474A1 (ru) Устройство дл умножени
JPS6478322A (en) Multi-input adder
SU1524046A1 (ru) Устройство дл умножени двух N-разр дных чисел

Legal Events

Date Code Title Description
PS Patent sealed
PCNP Patent ceased through non-payment of renewal fee