GB1229026A - - Google Patents

Info

Publication number
GB1229026A
GB1229026A GB1229026DA GB1229026A GB 1229026 A GB1229026 A GB 1229026A GB 1229026D A GB1229026D A GB 1229026DA GB 1229026 A GB1229026 A GB 1229026A
Authority
GB
United Kingdom
Prior art keywords
register
logic
digit
memory
trigger
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
Other languages
English (en)
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Publication of GB1229026A publication Critical patent/GB1229026A/en
Expired legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G06COMPUTING OR CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/491Computations with decimal numbers radix 12 or 20.
    • G06F7/492Computations with decimal numbers radix 12 or 20. using a binary weighted representation within each denomination
    • G06F7/493Computations with decimal numbers radix 12 or 20. using a binary weighted representation within each denomination the representation being the natural binary coded representation, i.e. 8421-code
    • G06F7/494Adding; Subtracting
    • GPHYSICS
    • G06COMPUTING OR CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F2207/00Indexing scheme relating to methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F2207/492Indexing scheme relating to groups G06F7/492 - G06F7/496
    • G06F2207/4924Digit-parallel adding or subtracting

Landscapes

  • Engineering & Computer Science (AREA)
  • Computing Systems (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Computational Mathematics (AREA)
  • Mathematical Analysis (AREA)
  • Mathematical Optimization (AREA)
  • Pure & Applied Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • Complex Calculations (AREA)
  • Error Detection And Correction (AREA)
GB1229026D 1967-09-15 1968-09-04 Expired GB1229026A (https=)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US66797467A 1967-09-15 1967-09-15

Publications (1)

Publication Number Publication Date
GB1229026A true GB1229026A (https=) 1971-04-21

Family

ID=24680447

Family Applications (1)

Application Number Title Priority Date Filing Date
GB1229026D Expired GB1229026A (https=) 1967-09-15 1968-09-04

Country Status (4)

Country Link
US (1) US3521043A (https=)
DE (1) DE1774825A1 (https=)
FR (1) FR1577142A (https=)
GB (1) GB1229026A (https=)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3621219A (en) * 1967-08-15 1971-11-16 Hayakawa Denki Kogyo Kk Arithmetic unit utilizing magnetic core matrix registers
US3648246A (en) * 1970-04-16 1972-03-07 Ibm Decimal addition employing two sequential passes through a binary adder in one basic machine cycle
US3704364A (en) * 1970-11-10 1972-11-28 Us Navy A digital memory shift register incorporating target data averaging through a digital smoothing loop

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
IT557030A (https=) * 1955-08-01
US3260840A (en) * 1961-12-28 1966-07-12 Ibm Variable mode arithmetic circuits with carry select
US3426185A (en) * 1965-12-30 1969-02-04 Ibm Accumulator for performing arithmetic operations

Also Published As

Publication number Publication date
US3521043A (en) 1970-07-21
FR1577142A (https=) 1969-08-01
DE1774825A1 (de) 1971-11-04

Similar Documents

Publication Publication Date Title
GB890323A (en) Improvements in or relating to electronic data processing apparatus
GB1108808A (en) Data processing system with checking means
GB1365783A (en) Addition subtraction device utilizing memory means
GB889269A (en) Electronic computer
KR890015121A (ko) 나눗셈연산장치
USRE25120E (en) holmes
GB1229026A (https=)
GB1241983A (en) Electronic computer
GB889290A (en) Improvements in or relating to data processing equipment
US4075705A (en) Calculator for determining cubic roots
GB1006868A (en) Data processing machine
US3039691A (en) Binary integer divider
GB991734A (en) Improvements in digital calculating devices
US3426185A (en) Accumulator for performing arithmetic operations
US2907524A (en) Conditional stop control apparatus
US3500383A (en) Binary to binary coded decimal conversion apparatus
GB1042260A (en) Improvements relating to a program controlled data processing machine
SU386444A1 (ru) Логическое запоминающее устройство
GB1080642A (en) Data processing apparatus
SU435523A1 (ru) Устройство вычитания
GB1127352A (en) Computing machine
US3209131A (en) Computer circuit for performing serial addition and subtraction
SU401997A1 (ru) Адресное устройство цифровой вычислительной
US3154676A (en) Change adder
GB1243341A (en) Improvements in and relating to electronic computers

Legal Events

Date Code Title Description
PS Patent sealed [section 19, patents act 1949]
PCNP Patent ceased through non-payment of renewal fee