GB1104570A - Carry save adder circuits - Google Patents

Carry save adder circuits

Info

Publication number
GB1104570A
GB1104570A GB31015/66A GB3101566A GB1104570A GB 1104570 A GB1104570 A GB 1104570A GB 31015/66 A GB31015/66 A GB 31015/66A GB 3101566 A GB3101566 A GB 3101566A GB 1104570 A GB1104570 A GB 1104570A
Authority
GB
United Kingdom
Prior art keywords
block
blocks
line
signal
lines
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
GB31015/66A
Other languages
English (en)
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
International Business Machines Corp
Original Assignee
International Business Machines Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by International Business Machines Corp filed Critical International Business Machines Corp
Publication of GB1104570A publication Critical patent/GB1104570A/en
Expired legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/50—Adding; Subtracting
    • G06F7/505—Adding; Subtracting in bit-parallel fashion, i.e. having a different digit-handling circuit for each denomination
    • G06F7/509—Adding; Subtracting in bit-parallel fashion, i.e. having a different digit-handling circuit for each denomination for multiple operands, e.g. digital integrators
    • G06F7/5095—Adding; Subtracting in bit-parallel fashion, i.e. having a different digit-handling circuit for each denomination for multiple operands, e.g. digital integrators word-serial, i.e. with an accumulator-register

Landscapes

  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Computational Mathematics (AREA)
  • Mathematical Analysis (AREA)
  • Pure & Applied Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Computing Systems (AREA)
  • Mathematical Optimization (AREA)
  • General Engineering & Computer Science (AREA)
  • Complex Calculations (AREA)
GB31015/66A 1965-07-12 1966-07-11 Carry save adder circuits Expired GB1104570A (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US471021A US3340388A (en) 1965-07-12 1965-07-12 Latched carry save adder circuit for multipliers

Publications (1)

Publication Number Publication Date
GB1104570A true GB1104570A (en) 1968-02-28

Family

ID=23869960

Family Applications (1)

Application Number Title Priority Date Filing Date
GB31015/66A Expired GB1104570A (en) 1965-07-12 1966-07-11 Carry save adder circuits

Country Status (6)

Country Link
US (1) US3340388A (cg-RX-API-DMAC7.html)
DE (1) DE1524163B1 (cg-RX-API-DMAC7.html)
FR (1) FR1485087A (cg-RX-API-DMAC7.html)
GB (1) GB1104570A (cg-RX-API-DMAC7.html)
NL (1) NL152997B (cg-RX-API-DMAC7.html)
SE (1) SE324474B (cg-RX-API-DMAC7.html)

Families Citing this family (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3508038A (en) * 1966-08-30 1970-04-21 Ibm Multiplying apparatus for performing division using successive approximate reciprocals of a divisor
US3515344A (en) * 1966-08-31 1970-06-02 Ibm Apparatus for accumulating the sum of a plurality of operands
US4110832A (en) * 1977-04-28 1978-08-29 International Business Machines Corporation Carry save adder
DE3524981A1 (de) * 1985-07-12 1987-01-22 Siemens Ag Anordnung mit einem saettigbaren carry-save-addierer
US4943909A (en) * 1987-07-08 1990-07-24 At&T Bell Laboratories Computational origami
JP3228927B2 (ja) * 1990-09-20 2001-11-12 沖電気工業株式会社 プロセッサエレメント、プロセッシングユニット、プロセッサ、及びその演算処理方法
US5818743A (en) 1995-04-21 1998-10-06 Texas Instruments Incorporated Low power multiplier
US7392277B2 (en) * 2001-06-29 2008-06-24 Intel Corporation Cascaded domino four-to-two reducer circuit and method
GB2396708B (en) * 2002-12-05 2006-06-21 Micron Technology Inc Hybrid arithmetic logic unit
US7284029B2 (en) * 2003-11-06 2007-10-16 International Business Machines Corporation 4-to-2 carry save adder using limited switching dynamic logic

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US2964652A (en) * 1956-11-15 1960-12-13 Ibm Transistor switching circuits
FR1320034A (fr) * 1960-12-19 1963-03-08 Ibm Dispositifs de calcul numérique utilisant un seul type de circuit logique
US3207922A (en) * 1961-10-02 1965-09-21 Ibm Three-level inverter and latch circuits

Also Published As

Publication number Publication date
NL152997B (nl) 1977-04-15
US3340388A (en) 1967-09-05
SE324474B (cg-RX-API-DMAC7.html) 1970-06-01
DE1524163B1 (de) 1970-03-05
NL6609727A (cg-RX-API-DMAC7.html) 1967-01-13
FR1485087A (fr) 1967-06-16

Similar Documents

Publication Publication Date Title
GB1104570A (en) Carry save adder circuits
GB1108808A (en) Data processing system with checking means
GB1282228A (en) Electronic circuit testing apparatus
GB889269A (en) Electronic computer
GB835036A (en) Improvements in or relating to computer circuits
US3717755A (en) Parallel adder using a carry propagation bus
GB1052400A (cg-RX-API-DMAC7.html)
GB1123619A (en) Divider circuit
GB963429A (en) Electronic binary parallel adder
GB1099018A (en) Computing machine
GB988895A (en) Improvements in binary adders
US2934271A (en) Adding and subtracting apparatus
US3234371A (en) Parallel adder circuit with improved carry circuitry
GB1159978A (en) Improved Binary Adder Circuit Using Denial Logic
US3393367A (en) Circuit for generating two consecutive same-duration pulses, each on separate outputterminals, regardless of triggering-pulse duration
GB1203730A (en) Binary arithmetic unit
GB802656A (en) Electronic digital computer
GB997582A (en) Digital communication system
GB982582A (en) Invention relating to data processing systems
GB1090520A (en) Logic circuits
US3548182A (en) Full adder utilizing nor gates
GB1135108A (en) Binary digital circuits
GB738605A (en) Improvements in or relating to electronic adding circuits
GB1322657A (en) Adders
GB1131958A (en) Binary adder