FR3116943B1 - Substrat donneur pour le transfert d’une couche mince et procede de transfert associe - Google Patents

Substrat donneur pour le transfert d’une couche mince et procede de transfert associe Download PDF

Info

Publication number
FR3116943B1
FR3116943B1 FR2012496A FR2012496A FR3116943B1 FR 3116943 B1 FR3116943 B1 FR 3116943B1 FR 2012496 A FR2012496 A FR 2012496A FR 2012496 A FR2012496 A FR 2012496A FR 3116943 B1 FR3116943 B1 FR 3116943B1
Authority
FR
France
Prior art keywords
layer
donor substrate
transfer
thin layer
transferring
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
FR2012496A
Other languages
English (en)
Other versions
FR3116943A1 (fr
Inventor
Vincent Larrey
Shay Reboh
Van-Jodin Lucie Le
Frédéric Milesi
Ludovic Ecarnot
Gweltaz Gaudin
Didier Landru
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Soitec SA
Commissariat a lEnergie Atomique et aux Energies Alternatives CEA
Original Assignee
Soitec SA
Commissariat a lEnergie Atomique et aux Energies Alternatives CEA
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority to FR2012496A priority Critical patent/FR3116943B1/fr
Application filed by Soitec SA, Commissariat a lEnergie Atomique et aux Energies Alternatives CEA filed Critical Soitec SA
Priority to PCT/FR2021/052047 priority patent/WO2022117930A2/fr
Priority to JP2023533212A priority patent/JP2024501139A/ja
Priority to KR1020237019431A priority patent/KR20240065035A/ko
Priority to US18/255,574 priority patent/US20240030061A1/en
Priority to CN202180081095.2A priority patent/CN116583931A/zh
Priority to EP21824618.9A priority patent/EP4256606A2/fr
Priority to TW110143356A priority patent/TW202240652A/zh
Publication of FR3116943A1 publication Critical patent/FR3116943A1/fr
Application granted granted Critical
Publication of FR3116943B1 publication Critical patent/FR3116943B1/fr
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/76—Making of isolation regions between components
    • H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
    • H01L21/7624—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology
    • H01L21/76251—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology using bonding techniques
    • H01L21/76254—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology using bonding techniques with separation/delamination along an ion implanted layer, e.g. Smart-cut, Unibond
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02002—Preparing wafers
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02002—Preparing wafers
    • H01L21/02005—Preparing bulk and homogeneous wafers
    • H01L21/02008—Multistep processes
    • H01L21/0201—Specific process step
    • H01L21/02019—Chemical etching
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/302—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting
    • H01L21/306—Chemical or electrical treatment, e.g. electrolytic etching
    • H01L21/30604—Chemical etching
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/76—Making of isolation regions between components
    • H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
    • H01L21/76202—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using a local oxidation of silicon, e.g. LOCOS, SWAMI, SILO
    • H01L21/76213—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using a local oxidation of silicon, e.g. LOCOS, SWAMI, SILO introducing electrical inactive or active impurities in the local oxidation region, e.g. to alter LOCOS oxide growth characteristics or for additional isolation purpose
    • H01L21/76216—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using a local oxidation of silicon, e.g. LOCOS, SWAMI, SILO introducing electrical inactive or active impurities in the local oxidation region, e.g. to alter LOCOS oxide growth characteristics or for additional isolation purpose introducing electrical active impurities in the local oxidation region for the sole purpose of creating channel stoppers
    • H01L21/76218—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using a local oxidation of silicon, e.g. LOCOS, SWAMI, SILO introducing electrical inactive or active impurities in the local oxidation region, e.g. to alter LOCOS oxide growth characteristics or for additional isolation purpose introducing electrical active impurities in the local oxidation region for the sole purpose of creating channel stoppers introducing both types of electrical active impurities in the local oxidation region for the sole purpose of creating channel stoppers, e.g. for isolation of complementary doped regions
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/76—Making of isolation regions between components
    • H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
    • H01L21/7624—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology
    • H01L21/76251—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology using bonding techniques
    • H01L21/76256—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology using bonding techniques using silicon etch back techniques, e.g. BESOI, ELTRAN

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Chemical & Material Sciences (AREA)
  • Chemical Kinetics & Catalysis (AREA)
  • General Chemical & Material Sciences (AREA)
  • Recrystallisation Techniques (AREA)

Abstract

L’invention concerne un substrat donneur (100) pour le transfert d’une couche mince monocristalline (1) en un premier matériau, sur un substrat receveur (2), le substrat donneur (100) présentant une face avant (100a) et une face arrière (100b), et comprenant :- un plan fragile enterré (30) qui délimite une portion supérieure (101) et une portion inférieure (102) du substrat donneur (100), - dans la portion supérieure (101), une première couche (10) du côté de la face avant (100a), une deuxième couche (20) adjacente au plan fragile enterré (30), et une couche d’arrêt (15) intercalée entre la première couche (10) et la deuxième couche (20), la première couche (10) étant composée du premier matériau, la couche d’arrêt (15) étant formée en un deuxième matériau apte à procurer une gravure sélective par rapport au premier matériau,- une sous-portion amorphisée (101’,101’’,101’’’), rendue amorphe par implantation ionique, présentant une épaisseur strictement inférieure à celle de la portion supérieure (101), et incluant au moins la première couche (10) ; la deuxième couche (20) comprenant au moins une sous-couche (22) monocristalline, adjacente au plan fragile enterré (30). L’invention concerne également deux modes de mise en œuvre d’un procédé de transfert d’une couche mince monocristalline (1) à partir du substrat donneur (100). Pas de Figur e
FR2012496A 2020-12-01 2020-12-01 Substrat donneur pour le transfert d’une couche mince et procede de transfert associe Active FR3116943B1 (fr)

Priority Applications (8)

Application Number Priority Date Filing Date Title
FR2012496A FR3116943B1 (fr) 2020-12-01 2020-12-01 Substrat donneur pour le transfert d’une couche mince et procede de transfert associe
JP2023533212A JP2024501139A (ja) 2020-12-01 2021-11-19 薄層を転写するためのドナー基板及び関連する転写方法
KR1020237019431A KR20240065035A (ko) 2020-12-01 2021-11-19 얇은 층의 전사를 위한 도너 기판 및 연관된 전사 방법
US18/255,574 US20240030061A1 (en) 2020-12-01 2021-11-19 Donor substrate for the transfer of a thin layer and associated transfer method
PCT/FR2021/052047 WO2022117930A2 (fr) 2020-12-01 2021-11-19 Substrat donneur pour le transfert d'une couche mince et procede de transfert associe
CN202180081095.2A CN116583931A (zh) 2020-12-01 2021-11-19 用于薄层转移的供体衬底及相关转移方法
EP21824618.9A EP4256606A2 (fr) 2020-12-01 2021-11-19 Substrat donneur pour le transfert d'une couche mince et procede de transfert associe
TW110143356A TW202240652A (zh) 2020-12-01 2021-11-22 薄層移轉用供體底材及相關移轉方法

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
FR2012496A FR3116943B1 (fr) 2020-12-01 2020-12-01 Substrat donneur pour le transfert d’une couche mince et procede de transfert associe
FR2012496 2020-12-01

Publications (2)

Publication Number Publication Date
FR3116943A1 FR3116943A1 (fr) 2022-06-03
FR3116943B1 true FR3116943B1 (fr) 2023-01-13

Family

ID=74045978

Family Applications (1)

Application Number Title Priority Date Filing Date
FR2012496A Active FR3116943B1 (fr) 2020-12-01 2020-12-01 Substrat donneur pour le transfert d’une couche mince et procede de transfert associe

Country Status (8)

Country Link
US (1) US20240030061A1 (fr)
EP (1) EP4256606A2 (fr)
JP (1) JP2024501139A (fr)
KR (1) KR20240065035A (fr)
CN (1) CN116583931A (fr)
FR (1) FR3116943B1 (fr)
TW (1) TW202240652A (fr)
WO (1) WO2022117930A2 (fr)

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5882987A (en) * 1997-08-26 1999-03-16 International Business Machines Corporation Smart-cut process for the production of thin semiconductor material films
FR2978603B1 (fr) 2011-07-28 2013-08-23 Soitec Silicon On Insulator Procede de transfert d'une couche semi-conductrice monocristalline sur un substrat support
FR3045934B1 (fr) * 2015-12-22 2018-02-16 Commissariat A L'energie Atomique Et Aux Energies Alternatives Procede de fabrication d’un empilement de dispositifs electroniques

Also Published As

Publication number Publication date
CN116583931A (zh) 2023-08-11
KR20240065035A (ko) 2024-05-14
JP2024501139A (ja) 2024-01-11
WO2022117930A3 (fr) 2022-09-01
EP4256606A2 (fr) 2023-10-11
TW202240652A (zh) 2022-10-16
FR3116943A1 (fr) 2022-06-03
US20240030061A1 (en) 2024-01-25
WO2022117930A2 (fr) 2022-06-09

Similar Documents

Publication Publication Date Title
EP0665588B1 (fr) Procédé de dépÔt de lames semiconductrices sur un support
EP1469981B1 (fr) Dispositif de coupe de couche d'un substrat et procédé associé
EP1078391B1 (fr) Procede et dispositif de changement de position d'une plaque de semi-conducteur
EP1986239B9 (fr) Procédé pour la réalisation d'une matrice de détection de rayonnements électromagnétiques et notamment de rayonnements infrarouges.
EP2175478A3 (fr) Procédé pour le transfert d'un film mince comportant une étape de création d'inclusions
US9159596B2 (en) Clamping apparatus for cleaving a bonded wafer structure
RU2004115754A (ru) Способы и системы для обработки подложки с использованием динамических жидких менисков
WO2004021420A3 (fr) Systeme de fabrication ameliore et procede pour semi-conducteur monocristallin sur un substrat
FR3103962B1 (fr) Procede de fabrication d’une structure composite comprenant une couche mince en sic monocristallin sur un substrat support en sic cristallin
FR3086096B1 (fr) Procede de realisation d'un substrat avance pour une integration hybride
WO2001075196A1 (fr) Procede et dispositif de fabrication de substrats
WO2021198576A1 (fr) Structure demontable utilisee pour le transfert ou la manipulation de couches, et procede de transfert d'une couche mettant en œuvre ladite structure demontable
FR3116943B1 (fr) Substrat donneur pour le transfert d’une couche mince et procede de transfert associe
EP1777735A3 (fr) Procédé de recyclage d'une plaquette donneuse épitaxiée
EP3948941B1 (fr) Procede de fabrication d'un substrat de type semi-conducteur sur isolant
FR2919960A1 (fr) Procede et installation pour la fracture d'un substrat composite selon un plan de fragilisation
FR3115278B1 (fr) Procédé de transfert d’une membrane
FR3127330B1 (fr) Procede de fabrication d’un substrat support en carbure de silicium poly-cristallin
FR3056825B1 (fr) Structure comprenant des ilots semi-conducteurs monocristallins, procede de fabrication d'une telle structure
FR3090202B1 (fr) Procede d’assemblage de cellules photovoltaïques a un substrat impregne de materiau polymere reticulable
EP4199051A1 (fr) Plateau de support de substrat pour depot de matériau sur des bords d'une face du substrat
EP4016585B1 (fr) Dispositif électronique en carbure de silicium et son procédé de fabrication
FR3077923B1 (fr) Procede de fabrication d'une structure de type semi-conducteur sur isolant par transfert de couche
FR3105876B1 (fr) Procédé de fabrication d’une structure composite comprenant une couche mince en SiC monocristallin sur un substrat support
FR3121281B1 (fr) Procede de fabrication d’une structure composite comprenant une couche mince en semi-conducteur monocristallin sur un substrat support

Legal Events

Date Code Title Description
PLFP Fee payment

Year of fee payment: 2

PLSC Publication of the preliminary search report

Effective date: 20220603

PLFP Fee payment

Year of fee payment: 3

PLFP Fee payment

Year of fee payment: 4