FR3076128B1 - Boucle a verrouillage de retard numerique - Google Patents

Boucle a verrouillage de retard numerique Download PDF

Info

Publication number
FR3076128B1
FR3076128B1 FR1763220A FR1763220A FR3076128B1 FR 3076128 B1 FR3076128 B1 FR 3076128B1 FR 1763220 A FR1763220 A FR 1763220A FR 1763220 A FR1763220 A FR 1763220A FR 3076128 B1 FR3076128 B1 FR 3076128B1
Authority
FR
France
Prior art keywords
tref
control
synchronization signal
signal
digitally controllable
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
FR1763220A
Other languages
English (en)
Other versions
FR3076128A1 (fr
Inventor
Shanthi Sudalaiyandi
Gilles Masson
Michael Pelissier
Mykhailo Zarudniev
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Commissariat a lEnergie Atomique et aux Energies Alternatives CEA
Original Assignee
Commissariat a lEnergie Atomique CEA
Commissariat a lEnergie Atomique et aux Energies Alternatives CEA
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Commissariat a lEnergie Atomique CEA, Commissariat a lEnergie Atomique et aux Energies Alternatives CEA filed Critical Commissariat a lEnergie Atomique CEA
Priority to FR1763220A priority Critical patent/FR3076128B1/fr
Priority to EP18214250.5A priority patent/EP3506503B1/fr
Priority to US16/228,921 priority patent/US10666270B2/en
Publication of FR3076128A1 publication Critical patent/FR3076128A1/fr
Application granted granted Critical
Publication of FR3076128B1 publication Critical patent/FR3076128B1/fr
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08—Details of the phase-locked loop
    • H03L7/081—Details of the phase-locked loop provided with an additional controlled phase shifter
    • H03L7/0812—Details of the phase-locked loop provided with an additional controlled phase shifter and where no voltage or current controlled oscillator is used
    • H03L7/0814—Details of the phase-locked loop provided with an additional controlled phase shifter and where no voltage or current controlled oscillator is used the phase shifting device being digitally controlled
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
    • H03K5/13—Arrangements having a single output and transforming input signals into pulses delivered at desired time intervals
    • H03K5/131—Digitally controlled
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08—Details of the phase-locked loop
    • H03L7/085—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L2207/00—Indexing scheme relating to automatic control of frequency or phase and to synchronisation
    • H03L2207/50—All digital phase-locked loop

Landscapes

  • Physics & Mathematics (AREA)
  • Nonlinear Science (AREA)
  • Pulse Circuits (AREA)
  • Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)

Abstract

L'invention concerne une boucle à verrouillage de retard numérique comprenant : des première et deuxième lignes à retard contrôlables de manière numérique (202B, 204B) couplées en série entre elles, chacune comprenant une portion amont (214, 218) et une portion aval (216, 220), la première ligne à retard contrôlable de manière numérique recevant un signal de synchronisation de référence (TREF) et la deuxième ligne à retard contrôlable de manière numérique fournissant un signal de synchronisation retardé (TREF') ; et un convertisseur de temps en valeurs numériques (212) agencé pour évaluer une différence de phase entre le signal de référence (TREF) et le signal de synchronisation retardé (TREF') et pour générer un premier signal de commande (DLEAD_[0:n]) pour contrôler les portions amont (214, 218) ou un deuxième signal de commande (DLAG[0:n]) pour contrôler les portions aval (216, 220) sur la base du signe et de l'amplitude de la différence de phase.
FR1763220A 2017-12-26 2017-12-26 Boucle a verrouillage de retard numerique Expired - Fee Related FR3076128B1 (fr)

Priority Applications (3)

Application Number Priority Date Filing Date Title
FR1763220A FR3076128B1 (fr) 2017-12-26 2017-12-26 Boucle a verrouillage de retard numerique
EP18214250.5A EP3506503B1 (fr) 2017-12-26 2018-12-19 Boucle à verrouillage de retard numérique
US16/228,921 US10666270B2 (en) 2017-12-26 2018-12-21 Digital delay locked loop

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
FR1763220 2017-12-26
FR1763220A FR3076128B1 (fr) 2017-12-26 2017-12-26 Boucle a verrouillage de retard numerique

Publications (2)

Publication Number Publication Date
FR3076128A1 FR3076128A1 (fr) 2019-06-28
FR3076128B1 true FR3076128B1 (fr) 2021-09-10

Family

ID=62067636

Family Applications (1)

Application Number Title Priority Date Filing Date
FR1763220A Expired - Fee Related FR3076128B1 (fr) 2017-12-26 2017-12-26 Boucle a verrouillage de retard numerique

Country Status (3)

Country Link
US (1) US10666270B2 (fr)
EP (1) EP3506503B1 (fr)
FR (1) FR3076128B1 (fr)

Families Citing this family (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US10848138B2 (en) 2018-09-21 2020-11-24 Taiwan Semiconductor Manufacturing Co., Ltd. Method and apparatus for precision phase skew generation
US10928447B2 (en) 2018-10-31 2021-02-23 Taiwan Semiconductor Manufacturing Co., Ltd. Built-in self test circuit for measuring phase noise of a phase locked loop
TWI670939B (zh) * 2018-12-03 2019-09-01 新唐科技股份有限公司 具有校正功能的延遲線電路及其校正方法
CN110289837B (zh) * 2019-07-02 2023-01-20 京微齐力(北京)科技有限公司 用于消除dll使用ldu单元带来毛刺的系统及方法
US10855291B1 (en) * 2020-03-30 2020-12-01 Taiwan Semiconductor Manufacturing Co., Ltd. Delay estimation device and delay estimation method
US11031945B1 (en) * 2020-09-11 2021-06-08 Apple Inc. Time-to-digital converter circuit linearity test mechanism
CN114629495A (zh) * 2020-12-10 2022-06-14 三星电子株式会社 自动频率校准和锁定检测电路以及包括其的锁相环
US11588489B1 (en) * 2021-10-06 2023-02-21 Shaoxing Yuanfang Semiconductor Co., Ltd. Obtaining lock in a phase-locked loop (PLL) upon being out of phase-lock

Family Cites Families (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5949264A (en) * 1996-11-29 1999-09-07 Lo; Dennis C. Digital phase detector and charge pump system reset and balanced current source matching methods and systems
US6950487B2 (en) * 2001-05-18 2005-09-27 Micron Technology, Inc. Phase splitter using digital delay locked loops
CN1393992A (zh) * 2001-07-02 2003-01-29 朗迅科技公司 包含反馈回路的延迟补偿电路
US6836166B2 (en) * 2003-01-08 2004-12-28 Micron Technology, Inc. Method and system for delay control in synchronization circuits
US8558728B1 (en) * 2012-07-27 2013-10-15 Dust Networks, Inc. Phase noise tolerant sampling
WO2015160344A1 (fr) * 2014-04-16 2015-10-22 Washington State University Cellules à retard de signal
US9432025B1 (en) * 2014-11-28 2016-08-30 Altera Corporation Techniques for reducing skew between clock signals
US9971378B1 (en) * 2017-07-25 2018-05-15 Inphi Corporation Method and device for high-speed sub-picosecond linear clock phase detection

Also Published As

Publication number Publication date
US20190199361A1 (en) 2019-06-27
US10666270B2 (en) 2020-05-26
FR3076128A1 (fr) 2019-06-28
EP3506503B1 (fr) 2021-07-14
EP3506503A1 (fr) 2019-07-03

Similar Documents

Publication Publication Date Title
FR3076128B1 (fr) Boucle a verrouillage de retard numerique
PH12018501075A1 (en) Narrow band prach with multiple tone hopping distances
EP2804316A3 (fr) Circuit de traitement de signal, convertisseur numérique de résolveur et amplificateur de miroir emboîté par trajets multiples
MX2020006496A (es) Expansor duplex completo en una red duplex completa.
KR900007243A (ko) 비디오 신호처리 시스템 및 비디오 필드의 순차위치 판정시스템
BR112018071128A2 (pt) métodos para processar um sinal de difusão áudio digital em um receptor de rádio e para alinhar sinais analógicos e digitais, e, receptor de rádio
EP2903162A3 (fr) Conception hybride MDLL/PLL avec des phases de sortie réparties uniformément
MA39343A1 (fr) Régulation de la puissance d'un signal de synchronisation de dispositif à dispositif
SG11201803662SA (en) Method for synchronising data converters by means of a signal transmitted from one to the next
GB2569474A (en) Electromagnetic wave propagation measurement without synchronization
WO2016137802A8 (fr) Alignement de signaux vectoriels pour traitement vectoriel numérique à l'aide de transformées vectorielles
MX2019000787A (es) Metodo para transmision de se?al, dispositivo terminal y dispositivo de red.
MX2017005603A (es) Sistemas, metodos y dispositivos para la sincronizacion de datos de vehiculo con audio grabado.
RU2015138626A (ru) Способ измерения фазовых сдвигов между двумя гармоническими сигналами одинаковой частоты
DE502008001261D1 (de) Verfahren zur erzeugung einer taktfrequenz
MX369350B (es) Bucle digital bloqueado por fase con una fase desacoplada y compensacion de frecuencia.
Zhiganov Correlation and frequency properties of nonequidistant pulse sequence obtained by means of Frank codes
FR3033735B1 (fr) Element de securite et document securise
EP3892667A4 (fr) Procédé de préparation d'un polyamide par copolymérisation anionique avec ouverture de cycle et polyamide ainsi obtenu
IN2015DE02708A (fr)
KR101220849B1 (ko) 이동통신 시스템의 시간 지연 계산 장치
Makkala et al. STRUCTURE OF [Gamma]-GENERALIZED BOOLEAN SEMIRINGS
FR3069652B1 (fr) Appareil d'acquisition acoustique sous-marin et systeme d'acquisition acoustique comprenant une pluralite de tels appareils d'acquisition
Song et al. Three newly recorded species of the tribe Ephialtini (Hymenoptera: Ichneumonidae: Pimplinae) from South Korea
RU2551788C2 (ru) Синхронизируемый измеритель фазовых сдвигов

Legal Events

Date Code Title Description
PLFP Fee payment

Year of fee payment: 2

PLSC Publication of the preliminary search report

Effective date: 20190628

PLFP Fee payment

Year of fee payment: 3

PLFP Fee payment

Year of fee payment: 4

PLFP Fee payment

Year of fee payment: 5

ST Notification of lapse

Effective date: 20230808