FR2812752B1 - Dispositif a memoire, systeme de memoire et procede pour acceder a des donnees en memoire - Google Patents

Dispositif a memoire, systeme de memoire et procede pour acceder a des donnees en memoire

Info

Publication number
FR2812752B1
FR2812752B1 FR0106457A FR0106457A FR2812752B1 FR 2812752 B1 FR2812752 B1 FR 2812752B1 FR 0106457 A FR0106457 A FR 0106457A FR 0106457 A FR0106457 A FR 0106457A FR 2812752 B1 FR2812752 B1 FR 2812752B1
Authority
FR
France
Prior art keywords
memory
accessing
data
memory device
memory system
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
FR0106457A
Other languages
English (en)
Other versions
FR2812752A1 (fr
Inventor
Kye Hyun Kyung
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Samsung Electronics Co Ltd
Original Assignee
Samsung Electronics Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Samsung Electronics Co Ltd filed Critical Samsung Electronics Co Ltd
Publication of FR2812752A1 publication Critical patent/FR2812752A1/fr
Application granted granted Critical
Publication of FR2812752B1 publication Critical patent/FR2812752B1/fr
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
    • G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
    • G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
    • G11C11/4063—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/22—Read-write [R-W] timing or clocking circuits; Read-write [R-W] control signal generators or management 
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
    • G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
    • G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
    • G11C11/4063—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing
    • G11C11/407—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing for memory cells of the field-effect type
    • G11C11/409—Read-write [R-W] circuits 
    • G11C11/4096—Input/output [I/O] data management or control circuits, e.g. reading or writing circuits, I/O drivers or bit-line switches 
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G11C7/1006—Data managing, e.g. manipulating data before writing or reading out, data bus switches or control circuits therefor
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G11C7/1072—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers for memories with random access ports synchronised on clock signal pulse trains, e.g. synchronous memories, self timed memories
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C8/00—Arrangements for selecting an address in a digital store
    • G11C8/18—Address timing or clocking circuits; Address control signal generation or management, e.g. for row address strobe [RAS] or column address strobe [CAS] signals
FR0106457A 2000-08-05 2001-05-16 Dispositif a memoire, systeme de memoire et procede pour acceder a des donnees en memoire Expired - Fee Related FR2812752B1 (fr)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1020000045455A KR100699810B1 (ko) 2000-08-05 2000-08-05 버스 효율을 향상시키는 반도체 메모리장치 및 메모리시스템

Publications (2)

Publication Number Publication Date
FR2812752A1 FR2812752A1 (fr) 2002-02-08
FR2812752B1 true FR2812752B1 (fr) 2005-01-07

Family

ID=19681898

Family Applications (1)

Application Number Title Priority Date Filing Date
FR0106457A Expired - Fee Related FR2812752B1 (fr) 2000-08-05 2001-05-16 Dispositif a memoire, systeme de memoire et procede pour acceder a des donnees en memoire

Country Status (8)

Country Link
US (1) US6438015B2 (fr)
JP (1) JP2002109882A (fr)
KR (1) KR100699810B1 (fr)
CN (1) CN1263039C (fr)
DE (1) DE10125724B4 (fr)
FR (1) FR2812752B1 (fr)
IT (1) ITMI20010974A1 (fr)
TW (1) TW544690B (fr)

Families Citing this family (19)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
AU9693398A (en) * 1997-10-10 1999-05-03 Rambus Incorporated Apparatus and method for pipelined memory operations
US6553449B1 (en) * 2000-09-29 2003-04-22 Intel Corporation System and method for providing concurrent row and column commands
JP3866618B2 (ja) 2002-06-13 2007-01-10 エルピーダメモリ株式会社 メモリシステム及びその制御方法
KR100468761B1 (ko) * 2002-08-23 2005-01-29 삼성전자주식회사 분할된 시스템 데이터 버스에 연결되는 메모리 모듈을구비하는 반도체 메모리 시스템
US7542322B2 (en) * 2004-09-30 2009-06-02 Intel Corporation Buffered continuous multi-drop clock ring
US7788438B2 (en) 2006-10-13 2010-08-31 Macronix International Co., Ltd. Multi-input/output serial peripheral interface and method for data transmission
KR101557273B1 (ko) 2009-03-17 2015-10-05 삼성전자주식회사 반도체 패키지
CN101515472B (zh) * 2008-02-19 2012-05-02 南亚科技股份有限公司 存取存储器芯片的方法
KR101660430B1 (ko) * 2009-08-14 2016-09-27 삼성전자 주식회사 반도체 패키지
US20090296514A1 (en) * 2008-05-29 2009-12-03 Chih-Hui Yeh Method for accessing a memory chip
US8098539B2 (en) 2009-08-26 2012-01-17 Qualcomm Incorporated Hybrid single and dual channel DDR interface scheme by interleaving address/control signals during dual channel operation
KR101038994B1 (ko) * 2009-10-29 2011-06-03 주식회사 하이닉스반도체 반도체 메모리, 메모리 시스템 및 그 제어 방법
KR101132797B1 (ko) * 2010-03-30 2012-04-02 주식회사 하이닉스반도체 모듈제어회로를 포함하는 반도체모듈 및 반도체모듈의 제어방법
KR101675209B1 (ko) * 2012-03-20 2016-11-10 인텔 코포레이션 동작 제어를 위한 장치 명령에 응답하는 메모리 장치
JP6066620B2 (ja) * 2012-08-10 2017-01-25 学校法人慶應義塾 バスシステム及び電子装置
US10020036B2 (en) * 2012-12-12 2018-07-10 Nvidia Corporation Address bit remapping scheme to reduce access granularity of DRAM accesses
KR102108845B1 (ko) 2013-10-07 2020-05-11 에스케이하이닉스 주식회사 반도체 메모리 장치 및 이를 포함하는 메모리 시스템
CN114115439A (zh) 2020-08-26 2022-03-01 长鑫存储技术有限公司 存储器
CN114115437B (zh) 2020-08-26 2023-09-26 长鑫存储技术有限公司 存储器

Family Cites Families (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR890004820B1 (ko) * 1984-03-28 1989-11-27 인터내셔널 비지네스 머신즈 코포레이션 배저장밀도의 메모리 모듈 및 보드와 그 형성방법
GB8927164D0 (en) * 1989-12-01 1990-01-31 Inmos Ltd Semiconductor chip packages
JP3344494B2 (ja) * 1993-03-23 2002-11-11 インターナショナル・ビジネス・マシーンズ・コーポレーション ページモードを有するシングルクロックメモリ
JP3183159B2 (ja) * 1996-03-29 2001-07-03 日本電気株式会社 同期型ｄｒａｍ
JPH1031886A (ja) * 1996-07-17 1998-02-03 Nec Corp ランダムアクセスメモリ
US5877780A (en) * 1996-08-08 1999-03-02 Lu; Hsuehchung Shelton Semiconductor chip having multiple independent memory sections, at least one of which includes simultaneously accessible arrays
DE69740181D1 (de) * 1997-05-20 2011-06-09 Bull Sa Dynamischer Direktzugriffspeicher mit variabler Konfiguration für ein Datenverarbeitungssystem und entsprechender Datenträger für eine verschachtelte Speicherblockkonfiguration
US6067255A (en) * 1997-07-03 2000-05-23 Samsung Electronics Co., Ltd. Merged memory and logic (MML) integrated circuits including independent memory bank signals and methods
US6970968B1 (en) * 1998-02-13 2005-11-29 Intel Corporation Memory module controller for providing an interface between a system memory controller and a plurality of memory devices on a memory module
US6295231B1 (en) * 1998-07-17 2001-09-25 Kabushiki Kaisha Toshiba High-speed cycle clock-synchronous memory device

Also Published As

Publication number Publication date
CN1337707A (zh) 2002-02-27
KR20020012035A (ko) 2002-02-15
JP2002109882A (ja) 2002-04-12
FR2812752A1 (fr) 2002-02-08
DE10125724A1 (de) 2002-02-14
TW544690B (en) 2003-08-01
ITMI20010974A0 (it) 2001-05-11
US6438015B2 (en) 2002-08-20
KR100699810B1 (ko) 2007-03-27
CN1263039C (zh) 2006-07-05
US20020018393A1 (en) 2002-02-14
ITMI20010974A1 (it) 2002-11-11
DE10125724B4 (de) 2011-06-09

Similar Documents

Publication Publication Date Title
FR2812752B1 (fr) Dispositif a memoire, systeme de memoire et procede pour acceder a des donnees en memoire
FR2826510B1 (fr) Transistor vertical, dispositif de memoire ainsi que procede pour produire un transistor vertical
EP1189139A4 (fr) Systeme d'enregistrement, dispositif d'enregistrement de donnees, dispositif a memoire et procede d'enregistrement de donnees
FR2863759B1 (fr) Circuit integre de commande de donnees pour un dispositif d' affichage,son procede de pilotage et dispositif d'affichage le mettant en oeuvre
FR2863078B1 (fr) Dispositif de mise en memoire a detecteur d'empreintes digitales et procede pour proteger les donnees memorisees
FR2828602B1 (fr) Systeme et procede de communication sans fil pour acceder a des donnees de biens medicaux
FR2823968B1 (fr) Procede d'etalonnage d'un systeme d'imagerie, support de memoire et dispositif associe
FR2887352B1 (fr) Dispositif et procede pour proteger l'integrite de donnees.
EP1134662A4 (fr) Systeme d'enregistrement, dispositif d'enregistrement de donnees, dispositif a memoire et procede d'enregistrement de donnees
FR2858874B1 (fr) Dispositif de commande de memoire, carte a puce et procede de commande d'une operation de lecture d'une memoire
FR2801719B1 (fr) Dispositif de lecture pour memoire en circuit integre
FR2816777B1 (fr) Procede et dispositif pour la transmission de donnees hierarchisees
FR2785744B1 (fr) Procede et dispositif de codage de sequences de donnees, procede et dispositif de decodage associes
FR2801419B1 (fr) Procede et dispositif de lecture pour memoire en circuit integre
FR2794545B1 (fr) Systeme de radiologie a transmission de donnees et procede associe
FR2811784B1 (fr) Dispositif de gestion de memoire permettant l'inscription de blocs de donnees par substitution
FR2841409B1 (fr) Procede et dispositif de protection de donnees
FR2806230B1 (fr) Procede et dispositif de lecture confidentielle de donnees
FR2857805B1 (fr) Procede et dispositif de transmission de donnees
FR2822581B1 (fr) Procede et dispositif de transmission de donnees
EP1326168A4 (fr) Procede de gestion de donnees pour un dispositif a memoire
FR2864382B1 (fr) Dispositif et procede de decodage de donnees amrc, systeme correspondant
FR2838537B1 (fr) Procede d'application d'allocation et de desallocation de memoire pour un circuit de memoire destine a mettre en tampon des donnees et circuit de memoire associe
FR2847749B1 (fr) Procede et dispositif de transmission de donnees d'informations dans un systeme de bus
FR2802669B1 (fr) Procede non deterministe de transfert securise de donnees

Legal Events

Date Code Title Description
ST Notification of lapse

Effective date: 20100129