FR2496340A1 - Procede de realisation d'un dispositif semiconducteur, et notamment pour l'isolement d'un circuit integre - Google Patents

Procede de realisation d'un dispositif semiconducteur, et notamment pour l'isolement d'un circuit integre Download PDF

Info

Publication number
FR2496340A1
FR2496340A1 FR8123188A FR8123188A FR2496340A1 FR 2496340 A1 FR2496340 A1 FR 2496340A1 FR 8123188 A FR8123188 A FR 8123188A FR 8123188 A FR8123188 A FR 8123188A FR 2496340 A1 FR2496340 A1 FR 2496340A1
Authority
FR
France
Prior art keywords
type
substrate
substance
doping substance
doping
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
FR8123188A
Other languages
English (en)
French (fr)
Other versions
FR2496340B1 (enExample
Inventor
Dirk Adriaan Vogelzang
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Koninklijke Philips NV
Original Assignee
Philips Gloeilampenfabrieken NV
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Philips Gloeilampenfabrieken NV filed Critical Philips Gloeilampenfabrieken NV
Publication of FR2496340A1 publication Critical patent/FR2496340A1/fr
Application granted granted Critical
Publication of FR2496340B1 publication Critical patent/FR2496340B1/fr
Granted legal-status Critical Current

Links

Classifications

    • H10P32/15—
    • H10W10/031—
    • H10W10/30—
    • H10W20/021—

Landscapes

  • Element Separation (AREA)
  • Bipolar Transistors (AREA)
FR8123188A 1980-12-17 1981-12-11 Procede de realisation d'un dispositif semiconducteur, et notamment pour l'isolement d'un circuit integre Granted FR2496340A1 (fr)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
NL8006827A NL8006827A (nl) 1980-12-17 1980-12-17 Werkwijze voor het vervaardigen van een halfgeleiderinrichting.

Publications (2)

Publication Number Publication Date
FR2496340A1 true FR2496340A1 (fr) 1982-06-18
FR2496340B1 FR2496340B1 (enExample) 1984-12-14

Family

ID=19836336

Family Applications (1)

Application Number Title Priority Date Filing Date
FR8123188A Granted FR2496340A1 (fr) 1980-12-17 1981-12-11 Procede de realisation d'un dispositif semiconducteur, et notamment pour l'isolement d'un circuit integre

Country Status (7)

Country Link
US (1) US4404048A (enExample)
JP (1) JPS57126146A (enExample)
DE (1) DE3149158A1 (enExample)
FR (1) FR2496340A1 (enExample)
GB (1) GB2089567B (enExample)
IE (1) IE52321B1 (enExample)
NL (1) NL8006827A (enExample)

Families Citing this family (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5975659A (ja) * 1982-10-22 1984-04-28 Fujitsu Ltd 半導体装置の製造方法
JPS6063961A (ja) * 1983-08-30 1985-04-12 Fujitsu Ltd 半導体装置の製造方法
US4648909A (en) * 1984-11-28 1987-03-10 Fairchild Semiconductor Corporation Fabrication process employing special masks for the manufacture of high speed bipolar analog integrated circuits
IT1188309B (it) * 1986-01-24 1988-01-07 Sgs Microelettrica Spa Procedimento per la fabbricazione di dispositivi elettronici integrati,in particolare transistori mos a canale p ad alta tensione
US5132235A (en) * 1987-08-07 1992-07-21 Siliconix Incorporated Method for fabricating a high voltage MOS transistor
USRE38510E1 (en) * 1987-12-22 2004-05-04 Stmicroelectronics Srl Manufacturing process for a monolithic semiconductor device comprising at least one transistor of an integrated control circuit and one power transistor integrated on the same chip
IT1217322B (it) * 1987-12-22 1990-03-22 Sgs Microelettronica Spa Procedimento di fabbricazione di un dispositivo nonolitico a semiconduttope comprendente almeno un transistor di un circuito integrato di comando e un transistor di rotenza in tegrato nella stessa piastrina
US5248624A (en) * 1991-08-23 1993-09-28 Exar Corporation Method of making isolated vertical pnp transistor in a complementary bicmos process with eeprom memory
EP0788151A1 (en) * 1996-01-31 1997-08-06 Consorzio per la Ricerca sulla Microelettronica nel Mezzogiorno - CoRiMMe Method of fabricating junction-isolated semiconductor devices
US6528850B1 (en) * 2000-05-03 2003-03-04 Linear Technology Corporation High voltage MOS transistor with up-retro well

Family Cites Families (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3930909A (en) * 1966-10-21 1976-01-06 U.S. Philips Corporation Method of manufacturing a semiconductor device utilizing simultaneous outdiffusion during epitaxial growth
US3502951A (en) * 1968-01-02 1970-03-24 Singer Co Monolithic complementary semiconductor device
NL162511C (nl) * 1969-01-11 1980-05-16 Philips Nv Geintegreerde halfgeleiderschakeling met een laterale transistor en werkwijze voor het vervaardigen van de geintegreerde halfgeleiderschakeling.
US3663872A (en) * 1969-01-22 1972-05-16 Nippon Electric Co Integrated circuit lateral transistor
GB1372779A (en) * 1971-11-22 1974-11-06 Ibm Integrated circuits
JPS527651B2 (enExample) * 1972-05-18 1977-03-03
US4087900A (en) * 1976-10-18 1978-05-09 Bell Telephone Laboratories, Incorporated Fabrication of semiconductor integrated circuit structure including injection logic configuration compatible with complementary bipolar transistors utilizing simultaneous formation of device regions
US4132573A (en) * 1977-02-08 1979-01-02 Murata Manufacturing Co., Ltd. Method of manufacturing a monolithic integrated circuit utilizing epitaxial deposition and simultaneous outdiffusion
JPS6036104B2 (ja) * 1977-08-01 1985-08-19 日本電気株式会社 半導体集積回路装置

Non-Patent Citations (4)

* Cited by examiner, † Cited by third party
Title
IBM TECHNICAL DISCLOSURE BULLETIN, vol. 11, no. 11, avril 1969, pages 1529-1530, New York, US *
IBM TECHNICAL DISCLOSURE BULLETIN, vol. 21, no. 1, juin 1978, pages 205-206, New York, US *
IBM TECHNICAL DISCLOSURE BULLETIN, vol. 21, no. 8, janvier 1979, pages 3170-3171, New York, US *
JOURNAL OF THE ELECTROCHEMICAL SOCIETY, vol. 21, no. 4, Avril 1974, pages 563-571, Princeton, US *

Also Published As

Publication number Publication date
FR2496340B1 (enExample) 1984-12-14
IE812939L (en) 1982-06-17
JPS6351379B2 (enExample) 1988-10-13
JPS57126146A (en) 1982-08-05
GB2089567A (en) 1982-06-23
DE3149158A1 (de) 1982-07-29
IE52321B1 (en) 1987-09-16
GB2089567B (en) 1984-08-08
US4404048A (en) 1983-09-13
NL8006827A (nl) 1982-07-16

Similar Documents

Publication Publication Date Title
US5814557A (en) Method of forming an interconnect structure
EP0119497B1 (en) Method of forming electrode/wiring layer
US4795718A (en) Self-aligned contact for MOS processing
FR2496983A1 (fr) Procede de fabrication par auto-alignement d'un dispositif semiconducteur comportant un igfet de dimension tres faible
FR2496340A1 (fr) Procede de realisation d'un dispositif semiconducteur, et notamment pour l'isolement d'un circuit integre
US4419813A (en) Method for fabricating semiconductor device
FR2670605A1 (fr) Procede de realisation d'une barriere de diffusion electriquement conductrice a l'interface metal/silicium d'un transistor mos et transistor correspondant.
FR2691837A1 (fr) Dispositif semiconducteur sur substrat du type soi et son procédé de fabrication.
US3749614A (en) Fabrication of semiconductor devices
FR2577348A1 (fr) Procede de formation de regions de silicium isolees et de dispositifs a effet de champ sur un substrat de silicium
EP0107556A1 (fr) Procédé de fabrication d'une résistance électrique dans un matériau semiconducteur polycristallin et dispositif à circuits intégrés en résultant
US4766084A (en) Process for the production of an electric contact on a HgCdTe substrate with a P conductivity and application to the production of an N/P diode
IE51323B1 (en) Method of manufacturing a semiconductor device
US3810796A (en) Method of forming dielectrically isolated silicon diode array vidicon target
FR2606212A1 (fr) Procede de fabrication d'un composant bicmos
EP4142458A1 (fr) Procédé de réalisation d'un siliciure de vanadium supraconducteur sur une couche de silicium
US3996077A (en) Method of manufacturing a semiconductor device having an insulation layer sunk in a semiconductor body and semiconductor device manufactured according to said method
EP0126499B1 (fr) Procédé de réalisation d'un transistor bipolaire haute tension
FR2648622A1 (fr) Procede de fabrication d'un circuit integre comportant un transistor a effet de champ a double implantation
FR2495379A1 (fr) Circuit integre a semiconducteurs et procede de fabrication de ce dernier
FR2472838A1 (fr) Transistor a effet de champ du type a jonction et son procede de realisation
FR2463977A1 (fr) Croisement par dessous pour des circuits integres cmos/sos a densite elevee
FR2581796A1 (fr) Circuit integre bipolaire comprenant des transistors pnp verticaux avec collecteur sur le substrat, et procede pour la realisation d'un tel circuit
JPH065674B2 (ja) 半導体装置の製造方法
KR100215829B1 (ko) 텅스텐 플러그 형성방법

Legal Events

Date Code Title Description
ST Notification of lapse