FR2433878A1 - Circuit d'horloge pour ensemble electronique - Google Patents
Circuit d'horloge pour ensemble electroniqueInfo
- Publication number
- FR2433878A1 FR2433878A1 FR7824149A FR7824149A FR2433878A1 FR 2433878 A1 FR2433878 A1 FR 2433878A1 FR 7824149 A FR7824149 A FR 7824149A FR 7824149 A FR7824149 A FR 7824149A FR 2433878 A1 FR2433878 A1 FR 2433878A1
- Authority
- FR
- France
- Prior art keywords
- phase control
- flop
- flip
- pulses
- network
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
- G06F1/04—Generating or distributing clock signals or signals derived directly therefrom
- G06F1/12—Synchronisation of different clock signals provided by a plurality of clock generators
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
- G06F1/04—Generating or distributing clock signals or signals derived directly therefrom
- G06F1/10—Distribution of clock signals, e.g. skew
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04Q—SELECTING
- H04Q1/00—Details of selecting apparatus or arrangements
- H04Q1/18—Electrical details
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Computer Networks & Wireless Communication (AREA)
- Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
Abstract
L'invention concerne un circuit d'horloge locale pour un grand ensemble électronique. Le signal d'horloge reçu CLM est filtré 21 et 23 puis applique à une boucle de verrouillage en phase 30. Selon l'invention, des moyens 31 sont prévus pour détecter le verrouillage de la boucle et appliquer à l'entrée de remise à zéro R de la bascule 21 soit la sortie du circuit de retard 23 lorsque la boucle n'est pas verrouillée soit le signal de sortie diamétre S1 de la boucle lorsque celle-ci est verrouillée. L'invention s'applique aux centraux téléphoniques électroniques.
Priority Applications (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
FR7824149A FR2433878B1 (fr) | 1978-08-18 | 1978-08-18 | Circuit d'horloge pour ensemble electronique |
BE2/58019A BE878279R (fr) | 1978-08-18 | 1979-08-17 | Systeme de transmission de signaux periodiques |
BR7905313A BR7905313A (pt) | 1978-08-18 | 1979-08-17 | Circuito de relogio para sistemas eletronicos |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
FR7824149A FR2433878B1 (fr) | 1978-08-18 | 1978-08-18 | Circuit d'horloge pour ensemble electronique |
Publications (2)
Publication Number | Publication Date |
---|---|
FR2433878A1 true FR2433878A1 (fr) | 1980-03-14 |
FR2433878B1 FR2433878B1 (fr) | 1986-03-28 |
Family
ID=9211936
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
FR7824149A Expired FR2433878B1 (fr) | 1978-08-18 | 1978-08-18 | Circuit d'horloge pour ensemble electronique |
Country Status (3)
Country | Link |
---|---|
BE (1) | BE878279R (fr) |
BR (1) | BR7905313A (fr) |
FR (1) | FR2433878B1 (fr) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
FR2506478A1 (fr) * | 1981-05-20 | 1982-11-26 | Telephonie Ind Commerciale | Dispositif pour augmenter la securite de fonctionnement d'une horloge dupliquee |
Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
FR2324180A1 (fr) * | 1975-09-10 | 1977-04-08 | Materiel Telephonique | Systeme de transmission de signaux d'horloge et de signaux auxiliaires |
-
1978
- 1978-08-18 FR FR7824149A patent/FR2433878B1/fr not_active Expired
-
1979
- 1979-08-17 BE BE2/58019A patent/BE878279R/fr active
- 1979-08-17 BR BR7905313A patent/BR7905313A/pt not_active IP Right Cessation
Patent Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
FR2324180A1 (fr) * | 1975-09-10 | 1977-04-08 | Materiel Telephonique | Systeme de transmission de signaux d'horloge et de signaux auxiliaires |
Non-Patent Citations (1)
Title |
---|
EXBK/71 * |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
FR2506478A1 (fr) * | 1981-05-20 | 1982-11-26 | Telephonie Ind Commerciale | Dispositif pour augmenter la securite de fonctionnement d'une horloge dupliquee |
EP0065711A1 (fr) * | 1981-05-20 | 1982-12-01 | LA TELEPHONIE INDUSTRIELLE ET COMMERCIALE TELIC ALCATEL Société Anonyme dite: | Dispositif à horloge dupliquée à haute sécurité de fonctionnement |
Also Published As
Publication number | Publication date |
---|---|
FR2433878B1 (fr) | 1986-03-28 |
BR7905313A (pt) | 1980-05-20 |
BE878279R (fr) | 1980-02-18 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS6413814A (en) | Phase locking loop locking synchronizer and signal detector | |
JPS5537002A (en) | Fs modulation system | |
JPS57164620A (en) | Phase comparator | |
JPS57203213A (en) | Clock signal reproducing circuit | |
FR2433878A1 (fr) | Circuit d'horloge pour ensemble electronique | |
JPS558166A (en) | Data transmission system | |
DE69636226D1 (de) | Taktsignalgenerator | |
US3701026A (en) | Median frequency generator | |
JPS55417A (en) | Frequency comparator circuit | |
JPS56110363A (en) | Multiplexing circuit using pll | |
JPS529354A (en) | Phase lock circuit | |
JPS5549039A (en) | Digital pulse divider | |
JPS57174939A (en) | Phase locked loop circuit | |
EP0249060A3 (fr) | Circuit monostable auto-ajustable pour oscillateur verrouillé en phase | |
JPS5499539A (en) | Digital jitter generator | |
JPS5592042A (en) | Phase lock loop circuit | |
JPS5673966A (en) | Output monitor circuit of digital tone generator | |
JPS6437124A (en) | Pulse width modulating signal generator | |
SU1142889A1 (ru) | Умножитель частоты следовани импульсов | |
JPS5335466A (en) | Variable frequency oscillator circuit | |
JPS5563407A (en) | Phase comparator in servo circuit | |
JPS5679524A (en) | Conversion circuit for duty cycle | |
JPS57152234A (en) | Large-scale integrated circuit for pll tuning | |
SU860306A1 (ru) | Преобразователь временных интервалов в цифровой код | |
JPS56149827A (en) | 90 phase difference signal generating circuit |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
ST | Notification of lapse |