FR2371015A1 - Systeme electronique de traitement de donnees a periode de temporisation variable - Google Patents

Systeme electronique de traitement de donnees a periode de temporisation variable

Info

Publication number
FR2371015A1
FR2371015A1 FR7733743A FR7733743A FR2371015A1 FR 2371015 A1 FR2371015 A1 FR 2371015A1 FR 7733743 A FR7733743 A FR 7733743A FR 7733743 A FR7733743 A FR 7733743A FR 2371015 A1 FR2371015 A1 FR 2371015A1
Authority
FR
France
Prior art keywords
data processing
processing system
electronic data
stores
timing period
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
FR7733743A
Other languages
English (en)
Other versions
FR2371015B1 (fr
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Kearney and Trecker Corp
Original Assignee
Kearney and Trecker Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Kearney and Trecker Corp filed Critical Kearney and Trecker Corp
Publication of FR2371015A1 publication Critical patent/FR2371015A1/fr
Application granted granted Critical
Publication of FR2371015B1 publication Critical patent/FR2371015B1/fr
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/44—Arrangements for executing specific programs
    • G06F9/448—Execution paradigms, e.g. implementations of programming paradigms
    • G06F9/4494—Execution paradigms, e.g. implementations of programming paradigms data driven

Landscapes

  • Engineering & Computer Science (AREA)
  • Software Systems (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Programmable Controllers (AREA)
  • Executing Machine-Instructions (AREA)
  • Information Transfer Systems (AREA)
  • Cookers (AREA)
  • Control Of Electric Motors In General (AREA)
  • Logic Circuits (AREA)

Abstract

Un ordinateur qui effectue les opérations arithmétiques et logiques de base utilise trois mémoires ayant des temps d'accès differents. L'une stocke des mots d'instruction spécifiant des pas d'un programme; une seconde mémoire stocke les mots de données et la troisième stocke des mots de commande désignant les diverses opérations machine nécessaires pour exécuter l'instruction correspondante. Dans tous les cas, l'impulsion de temporisation qui déclenche le pas suivant du programme est engendrée dès que la mémoire la plus lente utilisée au cours du pas actuel est prête pour la lecture suivante. Applications informatiques.
FR7733743A 1976-11-11 1977-11-09 Systeme electronique de traitement de donnees a periode de temporisation variable Granted FR2371015A1 (fr)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US05/740,795 US4153941A (en) 1976-11-11 1976-11-11 Timing circuit and method for controlling the operation of cyclical devices

Publications (2)

Publication Number Publication Date
FR2371015A1 true FR2371015A1 (fr) 1978-06-09
FR2371015B1 FR2371015B1 (fr) 1981-06-19

Family

ID=24978108

Family Applications (1)

Application Number Title Priority Date Filing Date
FR7733743A Granted FR2371015A1 (fr) 1976-11-11 1977-11-09 Systeme electronique de traitement de donnees a periode de temporisation variable

Country Status (9)

Country Link
US (1) US4153941A (fr)
JP (1) JPS5361935A (fr)
BR (1) BR7707388A (fr)
DE (1) DE2750344C2 (fr)
FR (1) FR2371015A1 (fr)
GB (1) GB1560449A (fr)
NL (1) NL175468C (fr)
NO (1) NO773645L (fr)
SE (1) SE434315B (fr)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0010188A1 (fr) * 1978-10-23 1980-04-30 International Business Machines Corporation Circuit de précharge d'instructions d'ordinateur

Families Citing this family (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5440537A (en) * 1977-09-07 1979-03-30 Hitachi Ltd Pipeline control system
US4366540A (en) * 1978-10-23 1982-12-28 International Business Machines Corporation Cycle control for a microprocessor with multi-speed control stores
JPS5764895U (fr) * 1980-10-03 1982-04-17
US4458308A (en) * 1980-10-06 1984-07-03 Honeywell Information Systems Inc. Microprocessor controlled communications controller having a stretched clock cycle
JPS58151655A (ja) * 1982-03-03 1983-09-08 Fujitsu Ltd 情報処理装置
US4493053A (en) * 1982-12-10 1985-01-08 At&T Bell Laboratories Multi-device apparatus synchronized to the slowest device
US4692895A (en) * 1983-12-23 1987-09-08 American Telephone And Telegraph Company, At&T Bell Laboratories Microprocessor peripheral access control circuit
US5151986A (en) * 1987-08-27 1992-09-29 Motorola, Inc. Microcomputer with on-board chip selects and programmable bus stretching
US5428754A (en) * 1988-03-23 1995-06-27 3Dlabs Ltd Computer system with clock shared between processors executing separate instruction streams
US5335337A (en) * 1989-01-27 1994-08-02 Digital Equipment Corporation Programmable data transfer timing
JPH03210649A (ja) * 1990-01-12 1991-09-13 Fujitsu Ltd マイクロコンピュータおよびそのバスサイクル制御方法
US5247636A (en) * 1990-05-31 1993-09-21 International Business Machines Corporation Digital processor clock circuit
US5485594A (en) * 1992-07-17 1996-01-16 International Business Machines Corporation Apparatus and method using an atomic fetch and add for establishing temporary ownership of a common system resource in a multiprocessor data processing system
US5469547A (en) * 1992-07-17 1995-11-21 Digital Equipment Corporation Asynchronous bus interface for generating individual handshake signal for each data transfer based on associated propagation delay within a transaction
US5467465A (en) * 1993-11-17 1995-11-14 Umax Data System Inc. Two clock method for synchronizing a plurality of identical processors connected in parallel
US5999014A (en) * 1997-09-17 1999-12-07 Xilinx, Inc. Method for concurrently programming or accessing a plurality of in-system-programmable logic devices

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3919695A (en) * 1973-12-26 1975-11-11 Ibm Asynchronous clocking apparatus

Family Cites Families (21)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
NL94981C (fr) * 1950-05-18
US3248707A (en) * 1961-11-14 1966-04-26 Ibm Semi-asynchronous clock system
US3445817A (en) * 1966-07-15 1969-05-20 Ibm Meta-cyclic command generator
US3453601A (en) * 1966-10-18 1969-07-01 Philco Ford Corp Two speed arithmetic calculator
US3564507A (en) * 1968-04-10 1971-02-16 Ibm Asynchronous interface for use between a main memory and a central processing unit
US3623017A (en) * 1969-10-22 1971-11-23 Sperry Rand Corp Dual clocking arrangement for a digital computer
US3656123A (en) * 1970-04-16 1972-04-11 Ibm Microprogrammed processor with variable basic machine cycle lengths
US3703707A (en) * 1971-04-28 1972-11-21 Burroughs Corp Dual clock memory access control
US3719931A (en) * 1971-04-29 1973-03-06 Bryant Grinder Corp Apparatus for controlling machine functions
US3753232A (en) * 1972-04-06 1973-08-14 Honeywell Inf Systems Memory control system adaptive to different access and cycle times
US3753243A (en) * 1972-04-20 1973-08-14 Digital Equipment Corp Programmable machine controller
US3809884A (en) * 1972-11-15 1974-05-07 Honeywell Inf Systems Apparatus and method for a variable memory cycle in a data processing unit
US3922526A (en) * 1973-02-02 1975-11-25 Texas Instruments Inc Driver means for lsi calculator to reduce power consumption
US4014006A (en) * 1973-08-10 1977-03-22 Data General Corporation Data processing system having a unique cpu and memory tuning relationship and data path configuration
US3984812A (en) * 1974-04-15 1976-10-05 Burroughs Corporation Computer memory read delay
US3939453A (en) * 1974-04-29 1976-02-17 Bryant Grinder Corporation Diagnostic display for machine sequence controller
JPS5127678A (en) * 1974-08-30 1976-03-08 Nissan Motor Seigyopuroguramu shiikensa
US4050096A (en) * 1974-10-30 1977-09-20 Motorola, Inc. Pulse expanding system for microprocessor systems with slow memory
US3974484A (en) * 1975-03-31 1976-08-10 Allen-Bradley Company Programmable sequence controller
US4060794A (en) * 1976-03-31 1977-11-29 Honeywell Information Systems Inc. Apparatus and method for generating timing signals for latched type memories
US4050097A (en) * 1976-09-27 1977-09-20 Honeywell Information Systems, Inc. Synchronization technique for data transfers over an asynchronous common bus network coupling data processing apparatus

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3919695A (en) * 1973-12-26 1975-11-11 Ibm Asynchronous clocking apparatus

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0010188A1 (fr) * 1978-10-23 1980-04-30 International Business Machines Corporation Circuit de précharge d'instructions d'ordinateur

Also Published As

Publication number Publication date
NL175468B (nl) 1984-06-01
DE2750344A1 (de) 1978-05-18
JPS5361935A (en) 1978-06-02
AU2925977A (en) 1978-09-28
BR7707388A (pt) 1978-08-22
NL7711737A (nl) 1978-05-16
SE7712619L (sv) 1978-05-12
NL175468C (nl) 1984-11-01
GB1560449A (en) 1980-02-06
FR2371015B1 (fr) 1981-06-19
US4153941A (en) 1979-05-08
SE434315B (sv) 1984-07-16
DE2750344C2 (de) 1981-11-12
JPS5611339B2 (fr) 1981-03-13
NO773645L (no) 1978-05-12

Similar Documents

Publication Publication Date Title
FR2371015A1 (fr) Systeme electronique de traitement de donnees a periode de temporisation variable
KR830009518A (ko) 병렬처리용(竝列處理用)데이터 처리 시스템
BE846944A (fr) Multi-ordinateur electronique associatif pour traitements multiples simultanes de donnees en temps reel,
KR890015157A (ko) 고속 디지탈 신호처리 프로세서
US3292155A (en) Computer branch command
ES443014A1 (es) Mejoras introducidas en un equipo de procesamiento de datos.
FR2282674A1 (fr) Calculateur electronique d'elaboration de donnees
JPS5447438A (en) Control system for scratch memory
KR910017295A (ko) 정보처리장치
FR2356202A1 (fr) Logique sequentielle programmable
KR860009421A (ko) 논리기능을 가진 기억회로
JPS56129911A (en) Definite patterning device for graph
JPS57137944A (en) General register advance control system
JPS57152038A (en) Arithmetic processing device
FR2406287A1 (fr) Dispositif de memoire sequentielle
BG28430A3 (en) Apparatus for programming control of connectted systems with small and average capacity especially for telephone central
JPS5856037A (ja) マイクロプログラム制御の中央処理装置
FR2450496A1 (fr) Dispositif de commande d'ecriture
JPS58116579A (ja) 漢字ドツトパタ−ン出力制御方式
ES436351A1 (es) Un sistema perfeccionado de edicion de textos
JPS57199055A (en) Information processing device
JPS56137447A (en) Information processor
JPS63503101A (ja) データ格納転送装置
JPS57138100A (en) Write margin measuring device
JPS6469115A (en) Digital signal processing circuit

Legal Events

Date Code Title Description
ST Notification of lapse