FR2406287A1 - Dispositif de memoire sequentielle - Google Patents

Dispositif de memoire sequentielle

Info

Publication number
FR2406287A1
FR2406287A1 FR7828883A FR7828883A FR2406287A1 FR 2406287 A1 FR2406287 A1 FR 2406287A1 FR 7828883 A FR7828883 A FR 7828883A FR 7828883 A FR7828883 A FR 7828883A FR 2406287 A1 FR2406287 A1 FR 2406287A1
Authority
FR
France
Prior art keywords
counter
addressing
memory device
signals
memory
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
FR7828883A
Other languages
English (en)
Other versions
FR2406287B1 (fr
Inventor
Walter Huibert Schuller
Huibert Schuller Walter
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
FDS Fast Digital Systems SA
Original Assignee
FDS Fast Digital Systems SA
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by FDS Fast Digital Systems SA filed Critical FDS Fast Digital Systems SA
Publication of FR2406287A1 publication Critical patent/FR2406287A1/fr
Application granted granted Critical
Publication of FR2406287B1 publication Critical patent/FR2406287B1/fr
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C8/00—Arrangements for selecting an address in a digital store
    • G11C8/04—Arrangements for selecting an address in a digital store using a sequential addressing device, e.g. shift register, counter
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
    • G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
    • G11C11/41—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming static cells with positive feedback, i.e. cells not needing refreshing or charge regeneration, e.g. bistable multivibrator or Schmitt trigger
    • G11C11/413—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing, timing or power reduction
    • G11C11/414—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing, timing or power reduction for memory cells of the bipolar type
    • G11C11/415—Address circuits

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Computer Hardware Design (AREA)
  • Static Random-Access Memory (AREA)
  • Dram (AREA)

Abstract

L'invention concerne un dispositif de mémoire séquentielle comportant une mémoire à accès sélectif M1 , M2 , ... et un compteur d'adressage synchrone 1. Le compteur d'adressage est agencé de façon à engendrer des signaux d'adressage successifs tels que chaque signal diffère du précédent d'un seul bit. Ce compteur est par exemple constitué par un compteur binaire réfléchi 1 commandé par un signal d'horloge H. Le signal de commande d'inscription W est pendant toute la durée d'enregistrement dans l'état permettant l'inscription. Le dispositif permet d'emmagasiner des données séquentielles D1 , D2 , ... se présentant durant un intervalle très court, une durée plus longue étant généralement disponible pour la lecture des signaux S1 , S2 , ... à la sortie de la mémoire.
FR7828883A 1977-10-11 1978-10-10 Dispositif de memoire sequentielle Granted FR2406287A1 (fr)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CH1238077A CH622901A5 (fr) 1977-10-11 1977-10-11

Publications (2)

Publication Number Publication Date
FR2406287A1 true FR2406287A1 (fr) 1979-05-11
FR2406287B1 FR2406287B1 (fr) 1983-05-27

Family

ID=4382454

Family Applications (1)

Application Number Title Priority Date Filing Date
FR7828883A Granted FR2406287A1 (fr) 1977-10-11 1978-10-10 Dispositif de memoire sequentielle

Country Status (5)

Country Link
US (1) US4225948A (fr)
CH (1) CH622901A5 (fr)
DE (1) DE2844352A1 (fr)
FR (1) FR2406287A1 (fr)
GB (1) GB2006487B (fr)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR910005615B1 (ko) * 1988-07-18 1991-07-31 삼성전자 주식회사 프로그래머블 순차코오드 인식회로
US5535354A (en) * 1991-03-11 1996-07-09 Digital Equipment Corporation Method for addressing a block addressable memory using a gray code
JP4341043B2 (ja) * 1995-03-06 2009-10-07 真彦 久野 Ｉ／ｏ拡張装置，外部記憶装置，この外部記憶装置へのアクセス方法及び装置

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3962689A (en) * 1974-11-21 1976-06-08 Brunson Raymond D Memory control circuitry

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3665396A (en) * 1968-10-11 1972-05-23 Codex Corp Sequential decoding
US3851313A (en) * 1973-02-21 1974-11-26 Texas Instruments Inc Memory cell for sequentially addressed memory array
US4120048A (en) * 1977-12-27 1978-10-10 Rockwell International Corporation Memory with simultaneous sequential and random address modes

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3962689A (en) * 1974-11-21 1976-06-08 Brunson Raymond D Memory control circuitry

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
EXBK/75 *

Also Published As

Publication number Publication date
DE2844352A1 (de) 1979-04-12
GB2006487A (en) 1979-05-02
GB2006487B (en) 1982-02-10
FR2406287B1 (fr) 1983-05-27
US4225948A (en) 1980-09-30
CH622901A5 (fr) 1981-04-30

Similar Documents

Publication Publication Date Title
FR2371747A1 (fr) Dispositif de regeneration de memoire dans un systeme de traitement de donnees
KR910012924A (ko) 다중 소오스로부터 독립적으로 발생하는 에러를 선택적으로 잡아내기 위한 버스 모니터
FR2430066A1 (fr) Structure de circuit integre
GB1532418A (en) System for reading an optical recording of binary numerical data
US5173888A (en) Playback system for audio memory disks
SU1131483A3 (ru) Устройство дл многодорожечного воспроизведени цифровых данных с носител магнитной записи
FR2406287A1 (fr) Dispositif de memoire sequentielle
EP0519847A1 (fr) Carte à mémoire de comptage de données et appareil de lecture
US3082406A (en) Decoding device
KR890005725A (ko) 신호 기록 재생장치
KR910014943A (ko) 다포트 ram 및 정보처리장치
FR2637102A1 (fr) Systeme pour la lecture et l'encodage d'une piste magnetique portee par un document support, par deplacement manuel du document
US3001180A (en) Data revolving
FR2445557A1 (fr) Dispositif de transfert de donnees
GB1408818A (en) Magnetic recording verification
EP0449190B1 (fr) Programmateur produisant des signaux de sortie binaires en réponse à un signal de rythme
US3775755A (en) Apparatus and method of coding information
JP2717577B2 (ja) セクタマーク検出装置
SU1488779A1 (ru) Цифровой генератор функций'
SU959155A1 (ru) Блок считывани дл запоминающего устройства
US3199084A (en) Data translator
SU1103185A1 (ru) Устройство дл записи сейсмограмм
SU732849A1 (ru) Устройство дл ввода информации
EP0595707B1 (fr) Séquenceur linéaire avec signaux de sortie binaires
RU1795558C (ru) Устройство дл ввода-вывода данных

Legal Events

Date Code Title Description
ST Notification of lapse