FI955138A0 - Digitaalinen ohjattu kideoskillaattori - Google Patents

Digitaalinen ohjattu kideoskillaattori

Info

Publication number
FI955138A0
FI955138A0 FI955138A FI955138A FI955138A0 FI 955138 A0 FI955138 A0 FI 955138A0 FI 955138 A FI955138 A FI 955138A FI 955138 A FI955138 A FI 955138A FI 955138 A0 FI955138 A0 FI 955138A0
Authority
FI
Finland
Prior art keywords
delay line
phase
active
crystal oscillator
signal
Prior art date
Application number
FI955138A
Other languages
English (en)
Swedish (sv)
Other versions
FI955138A (fi
Inventor
Nils Per Aoke Liedberg
Original Assignee
Ericsson Telefon Ab L M
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Ericsson Telefon Ab L M filed Critical Ericsson Telefon Ab L M
Publication of FI955138A publication Critical patent/FI955138A/fi
Publication of FI955138A0 publication Critical patent/FI955138A0/fi

Links

Classifications

    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03LAUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00Automatic control of frequency or phase; Synchronisation
    • H03L7/06Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08Details of the phase-locked loop
    • H03L7/081Details of the phase-locked loop provided with an additional controlled phase shifter
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04JMULTIPLEX COMMUNICATION
    • H04J3/00Time-division multiplex systems
    • H04J3/02Details
    • H04J3/06Synchronising arrangements
    • H04J3/0635Clock or time synchronisation in a network
    • H04J3/0685Clock or time synchronisation in a node; Intranode synchronisation
    • H04J3/0688Change of the master or reference, e.g. take-over or failure of the master
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L7/00Arrangements for synchronising receiver with transmitter
    • H04L7/0016Arrangements for synchronising receiver with transmitter correction of synchronization errors
    • H04L7/0033Correction by delay
    • H04L7/0037Delay of clock signal
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10STECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S331/00Oscillators
    • Y10S331/02Phase locked loop having lock indicating or detecting means

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
  • Oscillators With Electromechanical Resonators (AREA)
  • Circuits Of Receivers In General (AREA)
  • Pulse Circuits (AREA)
FI955138A 1993-04-28 1995-10-27 Digitaalinen ohjattu kideoskillaattori FI955138A0 (fi)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
SE9301435A SE501190C2 (sv) 1993-04-28 1993-04-28 Digitalt styrd kristalloscillator
PCT/SE1994/000268 WO1994026032A1 (en) 1993-04-28 1994-03-24 Digital controlled xtal osc

Publications (2)

Publication Number Publication Date
FI955138A FI955138A (fi) 1995-10-27
FI955138A0 true FI955138A0 (fi) 1995-10-27

Family

ID=20389747

Family Applications (1)

Application Number Title Priority Date Filing Date
FI955138A FI955138A0 (fi) 1993-04-28 1995-10-27 Digitaalinen ohjattu kideoskillaattori

Country Status (16)

Country Link
US (1) US5550514A (fi)
EP (1) EP0700600B1 (fi)
JP (1) JP3255418B2 (fi)
KR (1) KR100233024B1 (fi)
CN (1) CN1035352C (fi)
AU (1) AU677662B2 (fi)
BR (1) BR9406334A (fi)
CA (1) CA2159189A1 (fi)
DE (1) DE69416586T2 (fi)
DK (1) DK0700600T3 (fi)
ES (1) ES2129638T3 (fi)
FI (1) FI955138A0 (fi)
GR (1) GR3030223T3 (fi)
NO (1) NO310090B1 (fi)
SE (1) SE501190C2 (fi)
WO (1) WO1994026032A1 (fi)

Families Citing this family (45)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5666079A (en) * 1994-05-06 1997-09-09 Plx Technology, Inc. Binary relative delay line
DE4427972C1 (de) * 1994-08-08 1995-07-27 Siemens Ag Integrierbare Taktrückgewinnungsschaltung
JP3355894B2 (ja) * 1995-09-27 2002-12-09 安藤電気株式会社 可変遅延回路
GB9704719D0 (en) * 1997-03-07 1997-04-23 Plessey Semiconductors Ltd Frequency tracking arrangements
DE19714494C1 (de) * 1997-04-08 1998-10-01 Siemens Ag Verfahren und Vorrichtung zum Synchronisieren eines Taktgenerators
US6084933A (en) * 1997-11-17 2000-07-04 Advanced Micro Devices, Inc. Chip operating conditions compensated clock generation
US5939916A (en) * 1997-12-23 1999-08-17 Northern Telecom Limited Phase shifter suitable for clock recovery systems
JP3789222B2 (ja) * 1998-01-16 2006-06-21 富士通株式会社 Dll回路及びそれを内蔵するメモリデバイス
US6522188B1 (en) * 1998-04-10 2003-02-18 Top Layer Networks, Inc. High-speed data bus for network switching
JP2001075671A (ja) * 1999-09-08 2001-03-23 Nec Corp 位相補償回路
US6204709B1 (en) * 1999-09-30 2001-03-20 Nortel Networks Limited Unlimited phase tracking delay locked loop
KR100574927B1 (ko) * 1999-10-29 2006-05-02 삼성전자주식회사 듀얼 위상검출기
JP4060514B2 (ja) * 2000-05-22 2008-03-12 株式会社東芝 同期信号発生回路
DE10029421C2 (de) 2000-06-15 2002-07-11 Infineon Technologies Ag Kalibriervorrichtung und -verfahren für die Taktgenerierung auf einem integrierten Schaltkreis
US6518812B1 (en) * 2000-07-20 2003-02-11 Silicon Graphics, Inc. Discrete delay line system and method
US6424197B1 (en) * 2000-10-24 2002-07-23 Exar Corporation Rising and falling edge aperture delay control circuit in analog front end of imaging system
US6819726B2 (en) * 2000-12-07 2004-11-16 International Business Machines Corporation Dynamic phase alignment circuit
DE10064929A1 (de) * 2000-12-23 2002-07-04 Alcatel Sa Verfahren und Kompensationsmodul zur Phasenkompensation von Taktsignalen
JP3478284B2 (ja) * 2001-08-10 2003-12-15 ソニー株式会社 半導体装置
KR20030037591A (ko) * 2001-11-06 2003-05-14 삼성전자주식회사 넓은 동기 범위를 가지는 적응형 지연동기루프
US7333527B2 (en) * 2001-11-27 2008-02-19 Sun Microsystems, Inc. EMI reduction using tunable delay lines
FR2844655A1 (fr) * 2002-09-13 2004-03-19 St Microelectronics Sa Transformation d'un signal periodique en un signal de frequence ajustable
US6710636B1 (en) * 2002-10-03 2004-03-23 Cypress Semiconductor Corporation Method and system for high resolution delay lock loop
US6980041B2 (en) * 2002-10-04 2005-12-27 Hewlett-Packard Development Company, L.P. Non-iterative introduction of phase delay into signal without feedback
US6977538B2 (en) * 2002-10-18 2005-12-20 Agilent Technologies, Inc. Delay unit for periodic signals
DE10330796B4 (de) * 2002-10-30 2023-09-14 Hynix Semiconductor Inc. Registergesteuerter Delay Locked Loop mit Beschleunigungsmodus
FR2854293B1 (fr) * 2003-04-25 2005-07-22 St Microelectronics Sa Dispositif de reception de donnees serie
JP2005049970A (ja) * 2003-07-30 2005-02-24 Renesas Technology Corp 半導体集積回路
JP4102864B2 (ja) * 2004-07-23 2008-06-18 テクトロニクス・インターナショナル・セールス・ゲーエムベーハー 遅延可変回路
KR100713082B1 (ko) * 2005-03-02 2007-05-02 주식회사 하이닉스반도체 클럭의 듀티 비율을 조정할 수 있는 지연 고정 루프
US7190202B1 (en) * 2005-04-05 2007-03-13 Xilink, Inc. Trim unit having less jitter
US7332950B2 (en) * 2005-06-14 2008-02-19 Micron Technology, Inc. DLL measure initialization circuit for high frequency operation
CN1960183B (zh) * 2005-10-31 2010-07-28 盛群半导体股份有限公司 自动调整的高准确性振荡器
DE112007000758B4 (de) 2006-03-31 2011-04-14 Anritsu Corp., Atsugi-shi Datensignal-Erzeugungsvorrichtung #
US7583117B2 (en) * 2006-04-20 2009-09-01 Realtek Semiconductor Corp. Delay lock clock synthesizer and method thereof
JP5088941B2 (ja) * 2006-08-10 2012-12-05 パナソニック株式会社 可変遅延装置
US8954017B2 (en) 2011-08-17 2015-02-10 Broadcom Corporation Clock signal multiplication to reduce noise coupled onto a transmission communication signal of a communications device
US9106400B2 (en) * 2012-10-23 2015-08-11 Futurewei Technologies, Inc. Hybrid timing recovery for burst mode receiver in passive optical networks
CN103065172B (zh) * 2012-12-26 2015-09-16 广州中大微电子有限公司 一种rfid读写器的接收端电路及其实现方法
DE102015101745B4 (de) * 2014-02-10 2016-12-08 Analog Devices, Inc. Redundante takt-umschaltung
US9395745B2 (en) * 2014-02-10 2016-07-19 Analog Devices, Inc. Redundant clock switchover
CN107872221B (zh) * 2016-09-26 2021-04-27 深圳市中兴微电子技术有限公司 一种全相位数字延迟锁相环装置及工作方法
CN108075770B (zh) * 2016-11-15 2024-04-16 无锡中微爱芯电子有限公司 一种数字延迟锁定环
CN112485519A (zh) * 2020-12-03 2021-03-12 成都市精准时空科技有限公司 一种基于延迟线的绝对频差测量方法及系统及装置及介质
US11775002B2 (en) 2021-07-27 2023-10-03 International Business Machines Corporation Redundant clock switch

Family Cites Families (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4119796A (en) * 1976-11-01 1978-10-10 Versitron, Inc. Automatic data synchronizer
JPS6083166A (ja) * 1983-10-14 1985-05-11 Hitachi Ltd 半導体集積回路装置
EP0185779B1 (en) * 1984-12-21 1990-02-28 International Business Machines Corporation Digital phase locked loop
JPS6270922A (ja) * 1985-09-04 1987-04-01 Fujitsu Ltd クロツク位相調整方式
US4795985A (en) * 1986-04-01 1989-01-03 Hewlett-Packard Company Digital phase lock loop
US4796095A (en) * 1986-09-09 1989-01-03 Rioch Company, Limited Method of generating image scanning clock signals in optical scanning apparatus
US4868514A (en) * 1987-11-17 1989-09-19 International Business Machines Corporation Apparatus and method for digital compensation of oscillator drift
JP2629028B2 (ja) * 1988-08-10 1997-07-09 株式会社日立製作所 クロック信号供給方法および装置
JPH0292021A (ja) * 1988-09-29 1990-03-30 Mitsubishi Rayon Co Ltd ディジタルpll回路
JPH0396015A (ja) * 1989-09-08 1991-04-22 Oki Electric Ind Co Ltd 高速デジタルpll装置
CA2001266C (en) * 1989-10-23 1996-08-06 John Robert Long Digital phase aligner and method for its operation
US5118975A (en) * 1990-03-05 1992-06-02 Thinking Machines Corporation Digital clock buffer circuit providing controllable delay
US5079519A (en) * 1991-02-14 1992-01-07 Notorola, Inc. Digital phase lock loop for a gate array
JPH04373009A (ja) * 1991-06-21 1992-12-25 Hitachi Ltd クロック信号の位相調整方法及び電子装置
US5281874A (en) * 1992-02-14 1994-01-25 Vlsi Technology, Inc. Compensated digital delay semiconductor device with selectable output taps and method therefor

Also Published As

Publication number Publication date
BR9406334A (pt) 1995-12-26
EP0700600B1 (en) 1999-02-17
WO1994026032A1 (en) 1994-11-10
FI955138A (fi) 1995-10-27
AU6692794A (en) 1994-11-21
JP3255418B2 (ja) 2002-02-12
SE9301435L (sv) 1994-10-29
DE69416586D1 (de) 1999-03-25
AU677662B2 (en) 1997-05-01
NO954230D0 (no) 1995-10-23
CN1121753A (zh) 1996-05-01
DE69416586T2 (de) 1999-06-24
KR960702216A (ko) 1996-03-28
EP0700600A1 (en) 1996-03-13
CA2159189A1 (en) 1994-11-10
DK0700600T3 (da) 1999-05-10
SE501190C2 (sv) 1994-12-05
SE9301435D0 (sv) 1993-04-28
KR100233024B1 (ko) 1999-12-01
NO310090B1 (no) 2001-05-14
ES2129638T3 (es) 1999-06-16
NO954230L (no) 1995-12-08
GR3030223T3 (en) 1999-08-31
CN1035352C (zh) 1997-07-02
US5550514A (en) 1996-08-27
JPH08509584A (ja) 1996-10-08

Similar Documents

Publication Publication Date Title
SE9301435D0 (sv) Digitalt styrd kristalloscillator
JPS5291637A (en) Frequency conversion system
EP0596129A4 (en) PHASE DIFFERENCE COMPENSATION FILM.
KR930015361A (ko) 디지탈 발진기
JPS52127147A (en) Phase cynchronizing oscillator
KR920001314A (ko) 다중-동기화 모니터 수평 편향 주파수 변경용 광동작 범위 자동장치
JPS5353949A (en) Frequency discriminator
JPS5411452A (en) Reactive power supply system
JPS524202A (en) Circuit for power compensation and phase compensation
JPS5333037A (en) Three-phase sine wave generating equipment
JPS5298418A (en) 2-value signal converter apparatus for analogue picture signal
JPS52137319A (en) Electronic musical instrument
JPS5431257A (en) Phase synchronous loop circuit
JPS57133728A (en) Frequency divider
KR960009482A (ko) 국설교환기에서 기준클럭의 지터 제거회로
JPS51129160A (en) Phase sychronize circuit
JPS6450725A (en) Changeover circuit for bypass
JPS57123785A (en) Carrier signal generating circuit
JPS5698984A (en) Phase inverting circuit
JPS5547705A (en) Voltage controlled oscillation circuit
JPS5394167A (en) Digital phase synchronous loop
JPS57154924A (en) Ideal filter
GB1025980A (en) Electronic phase shifting circuit
SE9200821D0 (sv) Saett och anordning foer att jaemfoera faserna hos binaera signaler
JPS5366354A (en) Phase synchronizing circuit