FI931020A0 - Menetelmä kellosignaalin muodostamiseksi vaihelukitun silmukan avulla ja vaihelukittu silmukka - Google Patents

Menetelmä kellosignaalin muodostamiseksi vaihelukitun silmukan avulla ja vaihelukittu silmukka

Info

Publication number
FI931020A0
FI931020A0 FI931020A FI931020A FI931020A0 FI 931020 A0 FI931020 A0 FI 931020A0 FI 931020 A FI931020 A FI 931020A FI 931020 A FI931020 A FI 931020A FI 931020 A0 FI931020 A0 FI 931020A0
Authority
FI
Finland
Prior art keywords
phase
locked loop
forming
clock signal
locked
Prior art date
Application number
FI931020A
Other languages
English (en)
Swedish (sv)
Other versions
FI93285B (fi
FI93285C (fi
FI931020A (fi
Inventor
Esa Laaksonen
Original Assignee
Nokia Telecommunications Oy
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nokia Telecommunications Oy filed Critical Nokia Telecommunications Oy
Priority to FI931020A priority Critical patent/FI93285C/fi
Publication of FI931020A0 publication Critical patent/FI931020A0/fi
Priority to DE4491211T priority patent/DE4491211T1/de
Priority to AU61431/94A priority patent/AU6143194A/en
Priority to PCT/FI1994/000077 priority patent/WO1994021048A1/en
Priority to GB9518445A priority patent/GB2291293B/en
Publication of FI931020A publication Critical patent/FI931020A/fi
Publication of FI93285B publication Critical patent/FI93285B/fi
Application granted granted Critical
Publication of FI93285C publication Critical patent/FI93285C/fi

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08—Details of the phase-locked loop
    • H03L7/085—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal
    • H03L7/093—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal using special filtering or amplification characteristics in the loop
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08—Details of the phase-locked loop
    • H03L7/14—Details of the phase-locked loop for assuring constant frequency when supply or correction voltages fail or are interrupted
    • H03L7/146—Details of the phase-locked loop for assuring constant frequency when supply or correction voltages fail or are interrupted by using digital means for generating the oscillator control signal
FI931020A 1993-03-08 1993-03-08 Menetelmä kellosignaalin muodostamiseksi vaihelukitun silmukan avulla ja vaihelukittu silmukka FI93285C (fi)

Priority Applications (5)

Application Number Priority Date Filing Date Title
FI931020A FI93285C (fi) 1993-03-08 1993-03-08 Menetelmä kellosignaalin muodostamiseksi vaihelukitun silmukan avulla ja vaihelukittu silmukka
DE4491211T DE4491211T1 (de) 1993-03-08 1994-03-03 Verfahren zur Erzeugung eines Taktsignals mit Hilfe eines Phasenregelkreises und ein Phasenregelkreis
AU61431/94A AU6143194A (en) 1993-03-08 1994-03-03 Method of generating a clock signal by means of a phase-locked loop and a phase-locked loop
PCT/FI1994/000077 WO1994021048A1 (en) 1993-03-08 1994-03-03 Method of generating a clock signal by means of a phase-locked loop and a phase-locked loop
GB9518445A GB2291293B (en) 1993-03-08 1994-03-03 Method of generating a clock signal by means of a phase-locked loop and a phase-locked loop

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
FI931020A FI93285C (fi) 1993-03-08 1993-03-08 Menetelmä kellosignaalin muodostamiseksi vaihelukitun silmukan avulla ja vaihelukittu silmukka
FI931020 1993-03-08

Publications (4)

Publication Number Publication Date
FI931020A0 true FI931020A0 (fi) 1993-03-08
FI931020A FI931020A (fi) 1994-09-09
FI93285B FI93285B (fi) 1994-11-30
FI93285C FI93285C (fi) 1995-03-10

Family

ID=8537511

Family Applications (1)

Application Number Title Priority Date Filing Date
FI931020A FI93285C (fi) 1993-03-08 1993-03-08 Menetelmä kellosignaalin muodostamiseksi vaihelukitun silmukan avulla ja vaihelukittu silmukka

Country Status (5)

Country Link
AU (1) AU6143194A (fi)
DE (1) DE4491211T1 (fi)
FI (1) FI93285C (fi)
GB (1) GB2291293B (fi)
WO (1) WO1994021048A1 (fi)

Families Citing this family (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
IT1281209B1 (it) * 1995-02-24 1998-02-17 Carpigiani Srl Macchina per la fabbricazione di gelati soft
JPH09246965A (ja) * 1996-03-14 1997-09-19 Nec Corp Ｐｌｌ周波数シンセサイザ
EP0954104A1 (de) * 1998-04-28 1999-11-03 Siemens Aktiengesellschaft Phasenregelkreis mit analogem Phasenkomparator und digitalem Filter
DE10005152A1 (de) * 2000-02-07 2001-08-09 Deutsche Telekom Mobil Verfahren zur Regeneration eines Taktsignals aus einem HDB3-codierten Eingangssignal und Taktregenerator zur Durchführung des Verfahrens
DE10150536B4 (de) * 2001-10-12 2010-04-29 Infineon Technologies Ag Vorrichtung zur Rekonstruktion von Daten aus einem empfangenen Datensignal sowie entsprechende Sende- und Empfangsvorrichtung
DE60208964T2 (de) * 2002-11-21 2006-10-26 Sony Ericsson Mobile Communications Ab Oszillatorfrequenzsteuerung
WO2004047302A1 (en) * 2002-11-21 2004-06-03 Sony Ericsson Mobile Communications Ab Oscillator frequency control

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4980899A (en) * 1988-06-21 1990-12-25 Siemens Ag Method and apparatus for synchronization of a clock signal generator particularly useful in a digital telecommunications exchange
US5028885A (en) * 1990-08-30 1991-07-02 Motorola, Inc. Phase-locked loop signal generation system with control maintenance
DE9112177U1 (de) * 1991-09-30 1991-12-12 Siemens AG, 8000 München Schaltungsanordnung zum Synchronisieren eines spannungsgesteuerten Oszillators

Also Published As

Publication number Publication date
AU6143194A (en) 1994-09-26
GB9518445D0 (en) 1995-11-08
FI93285B (fi) 1994-11-30
GB2291293B (en) 1997-03-05
DE4491211T1 (de) 1996-02-22
FI93285C (fi) 1995-03-10
WO1994021048A1 (en) 1994-09-15
GB2291293A (en) 1996-01-17
FI931020A (fi) 1994-09-09

Similar Documents

Publication Publication Date Title
GB2255235B (en) Oscillator employing a stripline and method of manufacturing the same
DE69416586D1 (de) Digital gesteuerter quarzoszillator
FI941572A (fi) Anti-erbB-2-monoklonaalisten vasta-aineiden yhdistelmä ja käyttömenetelmä
FI974132A (fi) Menetelmä purskeissa lähetettävän signaalin vastaanottamiseksi ja hakemiseksi
FI914801A (fi) Menetelmä ja laitteisto vannesilmukan kiristämisen säätämiseksi
EP0482823A3 (en) Pll frequency synthesizer capable of changing an output frequency at a high speed
EP0492588A3 (en) Phase-locked loop frequency tracking device including a direct digital synthesizer
FI933673A (fi) Anpassning av klockfrekvenser i oberoende naet
KR900011158A (ko) Nrz비트 동기방식의 주파수 및 위상검출회로
FI931020A0 (fi) Menetelmä kellosignaalin muodostamiseksi vaihelukitun silmukan avulla ja vaihelukittu silmukka
EP0415108A3 (en) Method of and apparatus for correcting the phase of a playback clock signal
NO934909D0 (no) Gjenvinning av taktsignal
FI931019A0 (fi) Menetelmä kellosignaalin muodostamiseksi vaihelukitun silmukan avulla ja vaihelukittu silmukka
DK716088D0 (da) Reduktion af piperidin-dion-derivater samt intermediat
FI931831A0 (fi) Menetelmä signaalin käsittelemiseksi ja menetelmän mukainen signaalinkäsittelypiiri
DE69026423D1 (de) PLL-Geschwindigkeitsregelkreis
FI931991A0 (fi) Numeerisesti ohjattu oskillaattori ja digitaalinen vaihelukittu silmukka
FI940706A (fi) Menetelmä vastaanottimen synkronoimiseksi vastaanotetun signaalin taajuuteen ja vaiheeseen
FR2626420B1 (fr) Dispositif d'asservissement en frequence d'un oscillateur
FI951936A (fi) Menetelmä ja piirijärjestely tiedonsiirtosignaalin viivästyneiden komponenttien kompensoimiseksi
FI935715A (fi) Menetelmä sennosidien A ja B valmistamiseksi
GR3020102T3 (en) Process for broadening the frequency response band of a voltage-controlled crystal oscillator and associated circuit
GB8809396D0 (en) Frequency clock synchronisation
GB9203911D0 (en) Alignment corresponding segments of a digital signal and a digital reference signal
FI103233B1 (fi) Menetelmä halutun taajuuden omaavan signaalin generoimiseksi ja taajuussyntetisaattori

Legal Events

Date Code Title Description
BB Publication of examined application