FI930291A0 - Toimintavarma kolmen tietokoneen monitietokonejärjestelmä - Google Patents

Toimintavarma kolmen tietokoneen monitietokonejärjestelmä

Info

Publication number
FI930291A0
FI930291A0 FI930291A FI930291A FI930291A0 FI 930291 A0 FI930291 A0 FI 930291A0 FI 930291 A FI930291 A FI 930291A FI 930291 A FI930291 A FI 930291A FI 930291 A0 FI930291 A0 FI 930291A0
Authority
FI
Finland
Prior art keywords
computer
mca
allocated
computers
mcb
Prior art date
Application number
FI930291A
Other languages
English (en)
Swedish (sv)
Other versions
FI98572B (fi
FI930291A (fi
FI98572C (fi
Inventor
Michael Gronemeyer
Original Assignee
Siemens Ag
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Siemens Ag filed Critical Siemens Ag
Publication of FI930291A0 publication Critical patent/FI930291A0/fi
Publication of FI930291A publication Critical patent/FI930291A/fi
Publication of FI98572B publication Critical patent/FI98572B/fi
Application granted granted Critical
Publication of FI98572C publication Critical patent/FI98572C/fi

Links

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00Error detection; Error correction; Monitoring
    • G06F11/07Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/16Error detection or correction of the data by redundancy in hardware
    • G06F11/20Error detection or correction of the data by redundancy in hardware using active fault-masking, e.g. by switching out faulty elements or by switching in spare elements
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00Error detection; Error correction; Monitoring
    • G06F11/07Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/16Error detection or correction of the data by redundancy in hardware
    • G06F11/18Error detection or correction of the data by redundancy in hardware using passive fault-masking of the redundant circuits
    • G06F11/181Eliminating the failing redundant component
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00Error detection; Error correction; Monitoring
    • G06F11/07Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/16Error detection or correction of the data by redundancy in hardware
    • G06F11/18Error detection or correction of the data by redundancy in hardware using passive fault-masking of the redundant circuits
    • G06F11/183Error detection or correction of the data by redundancy in hardware using passive fault-masking of the redundant circuits by voting, the voting not being performed by the redundant components
    • G06F11/184Error detection or correction of the data by redundancy in hardware using passive fault-masking of the redundant circuits by voting, the voting not being performed by the redundant components where the redundant components implement processing functionality
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00Error detection; Error correction; Monitoring
    • G06F11/07Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/0796Safety measures, i.e. ensuring safe condition in the event of error, e.g. for controlling element
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00Error detection; Error correction; Monitoring
    • G06F11/07Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/16Error detection or correction of the data by redundancy in hardware
    • G06F11/18Error detection or correction of the data by redundancy in hardware using passive fault-masking of the redundant circuits
    • G06F11/187Voting techniques

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Quality & Reliability (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Hardware Redundancy (AREA)
  • Multi Processors (AREA)
  • Debugging And Monitoring (AREA)
FI930291A 1990-08-14 1993-01-25 Toimintavarma kolmen tietokoneen monitietokonejärjestelmä FI98572C (fi)

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
EP90115585 1990-08-14
EP90115585 1990-08-14
PCT/EP1991/001022 WO1992003787A1 (de) 1990-08-14 1991-06-03 Mehrrechnersystem hoher sicherheit mit drei rechnern
EP9101022 1991-06-03

Publications (4)

Publication Number Publication Date
FI930291A0 true FI930291A0 (fi) 1993-01-25
FI930291A FI930291A (fi) 1993-01-25
FI98572B FI98572B (fi) 1997-03-27
FI98572C FI98572C (fi) 1997-07-10

Family

ID=8204331

Family Applications (1)

Application Number Title Priority Date Filing Date
FI930291A FI98572C (fi) 1990-08-14 1993-01-25 Toimintavarma kolmen tietokoneen monitietokonejärjestelmä

Country Status (7)

Country Link
EP (1) EP0543820B1 (fi)
AT (1) ATE110477T1 (fi)
DE (1) DE59102664D1 (fi)
DK (1) DK0543820T3 (fi)
ES (1) ES2060389T3 (fi)
FI (1) FI98572C (fi)
WO (1) WO1992003787A1 (fi)

Families Citing this family (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0760395B2 (ja) * 1992-11-06 1995-06-28 日本電気株式会社 フォールトトレラントコンピュータシステム
US6141769A (en) 1996-05-16 2000-10-31 Resilience Corporation Triple modular redundant computer system and associated method
TW320701B (fi) * 1996-05-16 1997-11-21 Resilience Corp
DE19740136A1 (de) * 1997-09-12 1999-03-18 Alsthom Cge Alcatel Verfahren zur Isolation eines defekten Rechners in einem fehlertoleranten Mehrrechnersystem
DE10036598A1 (de) * 2000-07-27 2002-02-14 Infineon Technologies Ag Anordnung zur Überwachung des ordnungsgemäßen Betriebes von die selben oder einander entsprechende Aktionen ausführenden Komponenten eines elektrischen Systems
DE10053023C1 (de) * 2000-10-13 2002-09-05 Siemens Ag Verfahren zum Steuern eines sicherheitskritischen Bahnbetriebsprozesses und Einrichtung zur Durchführung dieses Verfahrens
DE10055424A1 (de) * 2000-11-09 2002-05-29 Alcatel Sa Verfahren zum Speichern eines Sicherheitsschlüssels und Mehrrechnersystem zur Durchführung des Verfahrens
US7209811B1 (en) 2001-11-22 2007-04-24 Siemens Aktiengesellschaft System and method for controlling a safety-critical railroad operating process
WO2003047937A1 (de) * 2001-11-22 2003-06-12 Siemens Aktiengesellschaft Verfahren zum steuern eines sicherheitskritischen bahnbetriebsprozesses und einrichtung zur durchführung dieses verfahrens
EP2835759B1 (de) 2013-08-08 2019-03-27 GbR Oliver Oechsle, Dr. Hans-Peter Dietz Verfahren und System zur Handhabung eines defekten elektronischen Nutzerendgerätes

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE3720879A1 (de) * 1987-06-24 1989-01-05 Siemens Ag Einrichtung zur fehlertoleranten ein/ausgabe von daten

Also Published As

Publication number Publication date
FI98572B (fi) 1997-03-27
ES2060389T3 (es) 1994-11-16
EP0543820B1 (de) 1994-08-24
WO1992003787A1 (de) 1992-03-05
FI930291A (fi) 1993-01-25
DK0543820T3 (da) 1995-03-20
FI98572C (fi) 1997-07-10
EP0543820A1 (de) 1993-06-02
DE59102664D1 (de) 1994-09-29
ATE110477T1 (de) 1994-09-15

Similar Documents

Publication Publication Date Title
US4096990A (en) Digital data computer processing system
US4351023A (en) Process control system with improved system security features
FI930291A0 (fi) Toimintavarma kolmen tietokoneen monitietokonejärjestelmä
AU568977B2 (en) Dual processor error detection system
EP0496506A3 (en) A processing unit for a computer and a computer system incorporating such a processing unit
DE3274687D1 (en) Digital data processor with high reliability and method
SE9101325L (sv) Foerfarande foer att oeka databehandlingshastigheten i datasystem
GB1424550A (en) Power-fail detection system
DE3775946D1 (de) Verfahren zum betrieb einer fehlergesicherten hochverfuegbaren multiprozessor-zentralsteuereinheit eines vermittlungssystemes.
JPS6280733A (ja) 情報処理装置
Frison et al. INTERACTIVE CONSISTENCY AND ITS IMPACT ON THE DESIGN IN TMR SYSTEMS
GB1373014A (en) Processor security arrangements
KR100238174B1 (ko) 병렬 프로세서 시스템
KR920015199A (ko) 이중화 프로세서를 이용한 프로세서 고장 방지 시스템
JPS6448152A (en) Memory write protection system
ES2185131T3 (es) Procedimiento para aislar un ordenador defectuoso en un sistema multiordenador tolerante a los errores.
SU1721608A1 (ru) Устройство дл индикации отказов в трехканальной вычислительной системе
RU1833876C (ru) Устройство дл мажоритарного выбора сигналов
JPS6451562A (en) Multi-processor system
JPH07152705A (ja) フェール・セーフプロセッサを用いたデータ転送システム
Madeira et al. The fault-tolerant architecture of the SAFE system
JPH06149606A (ja) 二重化処理装置
Zagurek Protecting the database.
GB1116877A (en) Improvements relating to radiation detectors
KR19990031790A (ko) 동기 및 데이터 장애 검출 감시회로 장치

Legal Events

Date Code Title Description
BB Publication of examined application
MM Patent lapsed