FI913705A0 - SIGNALBEHANDLINGSANORDNING OCH -FOERFARANDE. - Google Patents
SIGNALBEHANDLINGSANORDNING OCH -FOERFARANDE.Info
- Publication number
- FI913705A0 FI913705A0 FI913705A FI913705A FI913705A0 FI 913705 A0 FI913705 A0 FI 913705A0 FI 913705 A FI913705 A FI 913705A FI 913705 A FI913705 A FI 913705A FI 913705 A0 FI913705 A0 FI 913705A0
- Authority
- FI
- Finland
- Prior art keywords
- components
- rules
- combinations
- state
- identified
- Prior art date
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06N—COMPUTING ARRANGEMENTS BASED ON SPECIFIC COMPUTATIONAL MODELS
- G06N5/00—Computing arrangements using knowledge-based models
- G06N5/04—Inference or reasoning models
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F8/00—Arrangements for software engineering
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06N—COMPUTING ARRANGEMENTS BASED ON SPECIFIC COMPUTATIONAL MODELS
- G06N5/00—Computing arrangements using knowledge-based models
- G06N5/02—Knowledge representation; Symbolic representation
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- General Engineering & Computer Science (AREA)
- Software Systems (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Artificial Intelligence (AREA)
- Computational Linguistics (AREA)
- Data Mining & Analysis (AREA)
- Evolutionary Computation (AREA)
- Computing Systems (AREA)
- Mathematical Physics (AREA)
- Communication Control (AREA)
- Devices For Executing Special Programs (AREA)
- Radar Systems Or Details Thereof (AREA)
- Management, Administration, Business Operations System, And Electronic Commerce (AREA)
- Testing And Monitoring For Control Systems (AREA)
- Information Retrieval, Db Structures And Fs Structures Therefor (AREA)
- Electrotherapy Devices (AREA)
- Electrical Discharge Machining, Electrochemical Machining, And Combined Machining (AREA)
- Complex Calculations (AREA)
- Tone Control, Compression And Expansion, Limiting Amplitude (AREA)
- Analogue/Digital Conversion (AREA)
- Small-Scale Networks (AREA)
- Circuits Of Receivers In General (AREA)
- Measurement Of Velocity Or Position Using Acoustic Or Ultrasonic Waves (AREA)
- Electrophonic Musical Instruments (AREA)
- Numerical Control (AREA)
- Crystals, And After-Treatments Of Crystals (AREA)
Abstract
An input signal SV has components representing aspects of a physical entity which are in a known state and other components which are unknown. The apparatus processes the signal in accordance with stored data representing rules which indicate which combinations of the components are possible. Rules are identified which involve the known components and all of the combinations consistent with the known states are identified. If all of these combnations have the same value for a particular component, the component is determined to have that value in the output signal. The rules are stored as binary representations of the possible combinations, and the components of the input and output signals may represent two allowable states, tautology (undefined state) and inconsistency (inallowable state).
Applications Claiming Priority (3)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| GB898902414A GB8902414D0 (en) | 1989-02-03 | 1989-02-03 | Signal processing apparatus and method |
| US42411289A | 1989-10-19 | 1989-10-19 | |
| PCT/EP1990/000213 WO1990009001A1 (en) | 1989-02-03 | 1990-02-02 | Signal processing apparatus and method |
Publications (3)
| Publication Number | Publication Date |
|---|---|
| FI913705A0 true FI913705A0 (en) | 1991-08-02 |
| FI101834B1 FI101834B1 (en) | 1998-08-31 |
| FI101834B FI101834B (en) | 1998-08-31 |
Family
ID=26294912
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| FI913705A FI101834B (en) | 1989-02-03 | 1991-08-02 | Signal processing device and method |
Country Status (23)
| Country | Link |
|---|---|
| EP (1) | EP0456675B1 (en) |
| JP (1) | JP2959836B2 (en) |
| KR (1) | KR0180241B1 (en) |
| AT (1) | ATE158095T1 (en) |
| AU (1) | AU641909B2 (en) |
| BR (1) | BR9007072A (en) |
| CA (1) | CA2046653C (en) |
| DD (1) | DD294115A5 (en) |
| DE (1) | DE69031421T2 (en) |
| ES (1) | ES2106027T3 (en) |
| FI (1) | FI101834B (en) |
| HK (1) | HK1001106A1 (en) |
| HU (1) | HUT62101A (en) |
| IE (1) | IE80692B1 (en) |
| IL (1) | IL93220A0 (en) |
| MY (1) | MY105219A (en) |
| NO (1) | NO300942B1 (en) |
| NZ (1) | NZ232355A (en) |
| PT (1) | PT93050B (en) |
| RU (1) | RU2103731C1 (en) |
| SG (1) | SG46541A1 (en) |
| TR (1) | TR26156A (en) |
| WO (1) | WO1990009001A1 (en) |
Families Citing this family (8)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6192355B1 (en) | 1997-09-09 | 2001-02-20 | Baan Development B.V. | Method of configuring a set of objects in a computer |
| US20020013775A1 (en) * | 1997-09-09 | 2002-01-31 | Hans Jorgen Skovgaard | Method of processing a request to a boolean rule and a computer readable medium encoded with a program for performing said method |
| US6223170B1 (en) | 1997-09-09 | 2001-04-24 | Baan Development B.V. | Method and apparatus for inference of partial knowledge in interactive configuration |
| DE69807944D1 (en) * | 1997-12-16 | 2002-10-17 | Ip Semiconductors As Soborg | METHOD AND DEVICE FOR ADDRESS ANALYSIS FUNCTION IN A NETWORK USING BOOLE ANALOGY AND PROGRAMMABLE STRUCTURES FOR FULL DETERMINATION ADDRESS ANALYSIS |
| NZ507462A (en) | 1998-03-16 | 2002-11-26 | Array Technology Aps | A database useful for configuring and/or optimizing a system and a method for generating the database |
| WO2002046980A2 (en) | 2000-12-08 | 2002-06-13 | Configit Software A/S | A method of configuring a product using a directed acyclic graph |
| RU2462752C1 (en) * | 2011-07-18 | 2012-09-27 | Открытое акционерное общество "Лётно-исследовательский институт имени М.М. Громова" | Dynamic expert system |
| EP3539011A1 (en) | 2016-11-10 | 2019-09-18 | Rowanalytics Ltd | Control apparatus and method for processing data inputs in computing devices therefore |
Family Cites Families (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS6219940A (en) * | 1985-07-19 | 1987-01-28 | Hitachi Ltd | High-speed processing system for inference |
| JPS62251836A (en) * | 1986-04-24 | 1987-11-02 | Nec Corp | Device failure diagnosis system |
| JPS6341926A (en) * | 1986-08-08 | 1988-02-23 | Casio Comput Co Ltd | High speed inference system |
| JPS63284639A (en) * | 1987-05-15 | 1988-11-21 | Minolta Camera Co Ltd | Retrieving device |
-
1990
- 1990-01-30 IL IL93220A patent/IL93220A0/en not_active IP Right Cessation
- 1990-02-02 NZ NZ232355A patent/NZ232355A/en unknown
- 1990-02-02 KR KR1019910700816A patent/KR0180241B1/en not_active IP Right Cessation
- 1990-02-02 HU HU901535A patent/HUT62101A/en unknown
- 1990-02-02 JP JP2502608A patent/JP2959836B2/en not_active Expired - Fee Related
- 1990-02-02 ES ES90902231T patent/ES2106027T3/en not_active Expired - Lifetime
- 1990-02-02 TR TR90/0183A patent/TR26156A/en unknown
- 1990-02-02 DD DD90337555A patent/DD294115A5/en unknown
- 1990-02-02 BR BR909007072A patent/BR9007072A/en not_active IP Right Cessation
- 1990-02-02 EP EP90902231A patent/EP0456675B1/en not_active Expired - Lifetime
- 1990-02-02 AT AT90902231T patent/ATE158095T1/en not_active IP Right Cessation
- 1990-02-02 CA CA002046653A patent/CA2046653C/en not_active Expired - Fee Related
- 1990-02-02 WO PCT/EP1990/000213 patent/WO1990009001A1/en active IP Right Grant
- 1990-02-02 AU AU49666/90A patent/AU641909B2/en not_active Ceased
- 1990-02-02 PT PT93050A patent/PT93050B/en active IP Right Grant
- 1990-02-02 RU SU5001444/09A patent/RU2103731C1/en not_active IP Right Cessation
- 1990-02-02 DE DE69031421T patent/DE69031421T2/en not_active Expired - Fee Related
- 1990-02-02 MY MYPI90000163A patent/MY105219A/en unknown
-
1991
- 1991-08-02 FI FI913705A patent/FI101834B/en active
- 1991-08-02 IE IE38690A patent/IE80692B1/en not_active IP Right Cessation
- 1991-08-02 NO NO913014A patent/NO300942B1/en not_active IP Right Cessation
- 1991-08-06 SG SG1996005748A patent/SG46541A1/en unknown
-
1998
- 1998-01-10 HK HK98100204A patent/HK1001106A1/en not_active IP Right Cessation
Also Published As
| Publication number | Publication date |
|---|---|
| TR26156A (en) | 1995-02-15 |
| JPH04504627A (en) | 1992-08-13 |
| KR920701905A (en) | 1992-08-12 |
| CA2046653C (en) | 2000-04-04 |
| NO300942B1 (en) | 1997-08-18 |
| ATE158095T1 (en) | 1997-09-15 |
| DD294115A5 (en) | 1991-09-19 |
| ES2106027T3 (en) | 1997-11-01 |
| IE80692B1 (en) | 1998-12-02 |
| EP0456675B1 (en) | 1997-09-10 |
| CA2046653A1 (en) | 1990-08-04 |
| FI101834B1 (en) | 1998-08-31 |
| AU4966690A (en) | 1990-08-24 |
| DE69031421D1 (en) | 1997-10-16 |
| NO913014D0 (en) | 1991-08-02 |
| WO1990009001A1 (en) | 1990-08-09 |
| KR0180241B1 (en) | 1999-05-15 |
| HU901535D0 (en) | 1991-11-28 |
| BR9007072A (en) | 1991-11-05 |
| HUT62101A (en) | 1993-03-29 |
| IE900386L (en) | 1990-08-03 |
| IL93220A0 (en) | 1990-11-05 |
| MY105219A (en) | 1994-08-30 |
| HK1001106A1 (en) | 1998-05-22 |
| DE69031421T2 (en) | 1998-02-19 |
| PT93050A (en) | 1991-10-31 |
| AU641909B2 (en) | 1993-10-07 |
| JP2959836B2 (en) | 1999-10-06 |
| SG46541A1 (en) | 1998-02-20 |
| EP0456675A1 (en) | 1991-11-21 |
| NO913014L (en) | 1991-10-03 |
| NZ232355A (en) | 1993-05-26 |
| PT93050B (en) | 1996-05-31 |
| RU2103731C1 (en) | 1998-01-27 |
| FI101834B (en) | 1998-08-31 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| YU48202B (en) | PROCEDURE FOR TRANSMISSION AND / OR RECEIPT OF WIDTH DIGITAL SIGNAL AND DEVICE FOR ITS PERFORMANCE | |
| FI913705A0 (en) | SIGNALBEHANDLINGSANORDNING OCH -FOERFARANDE. | |
| DE69610824D1 (en) | READING AMPLIFIER WITH PULL-UP CIRCUIT FOR ACCELERATING THE LOGICAL RULE OF OUTPUT DATA | |
| DE3681591D1 (en) | METHOD AND CIRCUIT ARRANGEMENT FOR ADDING SLIDING COMMERCIAL NUMBERS. | |
| WO1999013401A3 (en) | Method and apparatus for processing a request to a boolean rule | |
| DE3752174D1 (en) | NETWORK WITH SIGNAL FORMING | |
| DE3751438D1 (en) | Circuit for generating a pulse-shaped output signal from three binary input signals. | |
| DE59408529D1 (en) | Circuit arrangement for generating an output signal which is exponentially dependent on an input signal | |
| NO165616C (en) | PROCEDURE FOR AA REGISTER AND SHOW TIME VARIABLE PHYSICAL SIZES. | |
| JPS5583960A (en) | Paragraph associater | |
| SU995086A1 (en) | Device for number comparison | |
| JPS6462736A (en) | Error detecting circuit | |
| KR940001487Y1 (en) | Noise eliminating circuit of clock signal | |
| SU656054A1 (en) | Homogeneous computing medium element | |
| SU734747A1 (en) | Method of logarithmic conversion of voltage into binary code | |
| JPS5599660A (en) | Trigger method for digital logic signal analyzer | |
| KR920701903A (en) | Method and apparatus for performing approximate arithmetic division | |
| JPS5660363A (en) | Ic function test method | |
| JPS5762627A (en) | Analogue-digital converter | |
| DE3887290D1 (en) | Circuit arrangement for the safety-effective determination of the state of an output memory stage. | |
| KR900013717A (en) | Comparison Detection Circuit of Cross Data Input Signal | |
| JPS5660364A (en) | Ic function test method | |
| JPS57189315A (en) | Signal detecting circuit | |
| JPS6488703A (en) | Digital adaptive controller | |
| KR930017314A (en) | Address decoding method and circuit |