FI67631C - Tidbas - Google Patents

Tidbas Download PDF

Info

Publication number
FI67631C
FI67631C FI781433A FI781433A FI67631C FI 67631 C FI67631 C FI 67631C FI 781433 A FI781433 A FI 781433A FI 781433 A FI781433 A FI 781433A FI 67631 C FI67631 C FI 67631C
Authority
FI
Finland
Prior art keywords
resistor
signal
input
base
inverter
Prior art date
Application number
FI781433A
Other languages
English (en)
Finnish (fi)
Swedish (sv)
Other versions
FI67631B (fi
FI781433A (fi
Inventor
Yves Ollivier
Michel Jacob
Original Assignee
Cit Alcatel
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Cit Alcatel filed Critical Cit Alcatel
Publication of FI781433A publication Critical patent/FI781433A/fi
Publication of FI67631B publication Critical patent/FI67631B/fi
Application granted granted Critical
Publication of FI67631C publication Critical patent/FI67631C/fi

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/16—Error detection or correction of the data by redundancy in hardware
    • G06F11/1604—Error detection or correction of the data by redundancy in hardware where the fault affects the clock signals of a processing unit and the redundancy is at or within the level of clock signal generation hardware
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/04—Generating or distributing clock signals or signals derived directly therefrom
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/16—Error detection or correction of the data by redundancy in hardware
    • G06F11/18—Error detection or correction of the data by redundancy in hardware using passive fault-masking of the redundant circuits
    • G06F11/187—Voting techniques
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
    • H03K5/15—Arrangements in which pulses are delivered at different times at several outputs, i.e. pulse distributors
    • H03K5/15013—Arrangements in which pulses are delivered at different times at several outputs, i.e. pulse distributors with more than two outputs
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04J—MULTIPLEX COMMUNICATION
    • H04J3/00—Time-division multiplex systems
    • H04J3/02—Details
    • H04J3/06—Synchronising arrangements
    • H04J3/0635—Clock or time synchronisation in a network
    • H04J3/0685—Clock or time synchronisation in a node; Intranode synchronisation
    • H04J3/0688—Change of the master or reference, e.g. take-over or failure of the master
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L1/00—Arrangements for detecting or preventing errors in the information received
    • H04L1/20—Arrangements for detecting or preventing errors in the information received using signal quality detector
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L1/00—Arrangements for detecting or preventing errors in the information received
    • H04L1/22—Arrangements for detecting or preventing errors in the information received using redundant apparatus to increase reliability
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04Q—SELECTING
    • H04Q11/00—Selecting arrangements for multiplex systems
    • H04Q11/04—Selecting arrangements for multiplex systems for time-division multiplexing
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L7/00—Arrangements for synchronising receiver with transmitter
    • H04L7/04—Speed or phase control by synchronisation signals
    • H04L7/041—Speed or phase control by synchronisation signals using special codes as synchronising signal
    • H04L2007/047—Speed or phase control by synchronisation signals using special codes as synchronising signal using a sine signal or unmodulated carrier

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Quality & Reliability (AREA)
  • Signal Processing (AREA)
  • Nonlinear Science (AREA)
  • Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)
  • Electric Clocks (AREA)
  • Inverter Devices (AREA)
FI781433A 1977-05-10 1978-05-08 Tidbas FI67631C (fi)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
FR7714184 1977-05-10
FR7714184A FR2390856A1 (fr) 1977-05-10 1977-05-10 Base de temps

Publications (3)

Publication Number Publication Date
FI781433A FI781433A (fi) 1978-11-11
FI67631B FI67631B (fi) 1984-12-31
FI67631C true FI67631C (fi) 1985-04-10

Family

ID=9190587

Family Applications (1)

Application Number Title Priority Date Filing Date
FI781433A FI67631C (fi) 1977-05-10 1978-05-08 Tidbas

Country Status (17)

Country Link
US (1) US4164629A (el)
JP (1) JPS53139446A (el)
AU (1) AU518460B2 (el)
BE (1) BE866168A (el)
CA (1) CA1098324A (el)
CH (1) CH627595A5 (el)
DE (1) DE2819519C2 (el)
ES (1) ES469660A1 (el)
FI (1) FI67631C (el)
FR (1) FR2390856A1 (el)
GB (1) GB1593810A (el)
GR (1) GR64297B (el)
IE (1) IE46779B1 (el)
IT (1) IT1094446B (el)
NL (1) NL7804918A (el)
SE (1) SE431265B (el)
ZA (1) ZA782638B (el)

Families Citing this family (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4519090A (en) * 1982-07-27 1985-05-21 General Electric Company Testable time delay
NL8203921A (nl) * 1982-10-11 1984-05-01 Philips Nv Multipel redundant kloksysteem, bevattende een aantal onderling synchroniserende klokken, en klokschakeling voor gebruik in zo een kloksysteem.
US4644498A (en) * 1983-04-04 1987-02-17 General Electric Company Fault-tolerant real time clock
FR2546691B1 (fr) * 1983-05-27 1985-07-05 Cit Alcatel Base de temps asservie
US4598257A (en) * 1983-05-31 1986-07-01 Siemens Corporate Research & Support, Inc. Clock pulse signal generator system
US4531210A (en) * 1983-06-22 1985-07-23 Gte Automatic Electric Incorporated Digital span reframing circuit
JPS60110002A (ja) * 1983-11-21 1985-06-15 Nippon Signal Co Ltd:The ３重系におけるクロツクパルス同期装置
FR2577089B1 (fr) * 1985-02-07 1987-03-06 Thomson Csf Mat Tel Dispositif de transmission d'un signal d'horloge accompagne d'un signal de synchronisation
FR2577087B1 (fr) * 1985-02-07 1987-03-06 Thomson Csf Mat Tel Dispositif de distribution d'horloge tripliquee, chaque signal d'horloge comportant un signal de synchronisation
US4712211A (en) * 1985-03-25 1987-12-08 Nissan Motor Company, Limited Network system utilizing an intermediate synchronizations signal and predetermined code string patterns
US4984241A (en) * 1989-01-23 1991-01-08 The Boeing Company Tightly synchronized fault tolerant clock
US4998075A (en) * 1989-10-26 1991-03-05 Western Digital Corporation Programmable multiple oscillator circuit
US5305451A (en) * 1990-09-05 1994-04-19 International Business Machines Corporation Single phase clock distribution circuit for providing clock signals to multiple chip integrated circuit systems
US6188286B1 (en) * 1999-03-30 2001-02-13 Infineon Technologies North America Corp. Method and system for synchronizing multiple subsystems using one voltage-controlled oscillator
DE10036827A1 (de) * 2000-07-28 2002-02-14 Alcatel Sa Taktversorgungseinheit

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3522455A (en) * 1967-07-27 1970-08-04 Bendix Corp Method and means of synchronizing timing pulses of a three channel triplicated system
FR2080251A5 (el) * 1970-02-27 1971-11-12 Lannionnais Electronique
IT1051350B (it) * 1975-12-09 1981-04-21 Cselt Centro Studi Lab Telecom Sistema di temporizzazione tripli to per impianti duplicati conte nenti circuiti logici

Also Published As

Publication number Publication date
JPS53139446A (en) 1978-12-05
CH627595A5 (el) 1982-01-15
FI67631B (fi) 1984-12-31
DE2819519C2 (de) 1986-09-18
DE2819519A1 (de) 1978-11-16
AU3583278A (en) 1979-11-08
SE431265B (sv) 1984-01-23
ES469660A1 (es) 1979-09-16
AU518460B2 (en) 1981-10-01
FR2390856A1 (fr) 1978-12-08
FR2390856B1 (el) 1982-08-27
FI781433A (fi) 1978-11-11
ZA782638B (en) 1979-04-25
JPS6244447B2 (el) 1987-09-21
IT1094446B (it) 1985-08-02
NL7804918A (nl) 1978-11-14
BE866168A (fr) 1978-10-20
US4164629A (en) 1979-08-14
GB1593810A (en) 1981-07-22
IE780943L (en) 1978-11-10
GR64297B (en) 1980-03-03
IT7822458A0 (it) 1978-04-19
IE46779B1 (en) 1983-09-21
SE7805261L (sv) 1978-11-11
CA1098324A (fr) 1981-03-31

Similar Documents

Publication Publication Date Title
FI67631C (fi) Tidbas
EP1097511B1 (en) Slave clock generation system and method for synchronous telecommunications networks
EP0917780B1 (en) Method and apparatus for synchronization of time stamping
AU610989B2 (en) Circuit synchronization system
KR100245077B1 (ko) 반도체 메모리 소자의 딜레이 루프 럭크 회로
EP0695487B1 (en) Composite clock signal
US11552777B2 (en) Time domains synchronization in a system on chip
US3824326A (en) Vibrato signal generating apparatus for an electronic musical instrument
US20160301419A1 (en) Apparatus for Generating Clock Signals having a PLL part and Synthesizer Part with Programmable Output Dividers
SU1290282A1 (ru) Устройство дл синхронизации вычислительной системы
US11856080B2 (en) Time domains synchronization in a system on chip
SU803116A1 (ru) Устройство тактовой синхронизации
US6898211B1 (en) Scheme for maintaining synchronization in an inherently asynchronous system
SU907838A2 (ru) Устройство цикловой синхронизации
KR100280210B1 (ko) 에이티엠 교환 시스템에서의 클럭 발생/분배 장치 및 방법
CN115314143A (zh) 多模组计算平台时钟同步系统、方法、电子设备及介质
KR100241877B1 (ko) 디지탈 위상동기장치 및 방법
SU1188920A1 (ru) Резервированный генератор импульсов
SU743245A1 (ru) Резервированный генератор импульсов
SU758547A2 (ru) Устройство синхронизации с дискретным управлением
SU314210A1 (ru) ОСЕГСОЮЗНАЯ1,- т • >&' •' I' л .. v' •'';! с Li' и' [!. i_r::i.U-lLAii:i it HftfгыР.ПИГ>&^ГЦА
JPH0851456A (ja) 伝送遅延時間測定装置
JPH0616619B2 (ja) 同期外れ検出回路
JPH07200094A (ja) 位相同期クロック分配回路
CZ544789A3 (en) Circuit arrangement of a receiving circuit for buses with data encoding

Legal Events

Date Code Title Description
MM Patent lapsed

Owner name: COMPAGNIE INDUSTRIELLE DES