ES8407225A1 - Aparato para sincronizar el funcionamiento de una pluralidad de dispositivos de almacenamiento de datos con el mas lento de los mismos - Google Patents

Aparato para sincronizar el funcionamiento de una pluralidad de dispositivos de almacenamiento de datos con el mas lento de los mismos

Info

Publication number
ES8407225A1
ES8407225A1 ES527918A ES527918A ES8407225A1 ES 8407225 A1 ES8407225 A1 ES 8407225A1 ES 527918 A ES527918 A ES 527918A ES 527918 A ES527918 A ES 527918A ES 8407225 A1 ES8407225 A1 ES 8407225A1
Authority
ES
Spain
Prior art keywords
signal
operate
devices
completion
synchronizing mechanism
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
ES527918A
Other languages
English (en)
Other versions
ES527918A0 (es
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
AT&T Corp
Original Assignee
Western Electric Co Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Western Electric Co Inc filed Critical Western Electric Co Inc
Publication of ES527918A0 publication Critical patent/ES527918A0/es
Publication of ES8407225A1 publication Critical patent/ES8407225A1/es
Expired legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F5/00—Methods or arrangements for data conversion without changing the order or content of the data handled
    • G06F5/06—Methods or arrangements for data conversion without changing the order or content of the data handled for changing the speed of data flow, i.e. speed regularising or timing, e.g. delay lines, FIFO buffers; over- or underrun control therefor
    • G06F5/065—Partitioned buffers, e.g. allowing multiple independent queues, bidirectional FIFO's
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/40—Bus structure
    • G06F13/4004—Coupling between buses
    • G06F13/4027—Coupling between buses using bus bridges
    • G06F13/405—Coupling between buses using bus bridges where the bridge performs a synchronising function

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)
  • Control Of Multiple Motors (AREA)
  • Hardware Redundancy (AREA)
  • Information Transfer Systems (AREA)

Abstract

APARATI PARA SINCRONIZAR EL FUNCIONAMIENTO DE UNA PLURALIDAD DE DISPOSITIVOS DE ALMACENAMIENTO DE DATOS CON EL MAS LENTO DE LOS MISMOS.CONSTA DE UN PRIMER DISPOSITIVO DE SINCRONIZACION (110) CON SUS TERMINALES DE ENTRADA CONECTADOS CON LOS TERMINALES DE SALIDA DE (IRF) (REGISTRO DE ENTRADA LLENO) DE LAS CINCO MEMORIAS TIPO FIFO (101A-101E) Y CON SU TERMINAL DE SALIDA CONECTADO A TRAVES DE UN EXCITADOR (121) CON LOS TERMINALES DE ENTRADA DE (TTS) (TRANSFERENCIA A PILA) DE LAS CINCO MEMORIAS TIPO FIFO (101A-101E); Y DE UN SEGUNDO DISPOSITIVO DE SINCRONIZACION (111) CONSUS TERMINALES DE ENTRADA CONECTADOS CON LOS TERMINALES DE SALIDA DE (ORE) (REGISTRO DE SALIDA VACIO) DE LAS MEMORIAS (101A-101E) TIPO FIFO, Y CON SU TERMINAL DE SALIDA CONECTADO A TRAVES DE UN EXCITADOR (122) CON LOS TERMINALES DE ENTRADA DE TOS (TRANSFERENCIA A PARTIR DE LA PILA) DE LAS MEMORIAS (101A-101E) TIPO FIFO.
ES527918A 1982-12-10 1983-12-09 Aparato para sincronizar el funcionamiento de una pluralidad de dispositivos de almacenamiento de datos con el mas lento de los mismos Expired ES8407225A1 (es)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US06/448,824 US4493053A (en) 1982-12-10 1982-12-10 Multi-device apparatus synchronized to the slowest device

Publications (2)

Publication Number Publication Date
ES527918A0 ES527918A0 (es) 1984-08-16
ES8407225A1 true ES8407225A1 (es) 1984-08-16

Family

ID=23781827

Family Applications (1)

Application Number Title Priority Date Filing Date
ES527918A Expired ES8407225A1 (es) 1982-12-10 1983-12-09 Aparato para sincronizar el funcionamiento de una pluralidad de dispositivos de almacenamiento de datos con el mas lento de los mismos

Country Status (11)

Country Link
US (1) US4493053A (es)
EP (1) EP0128171A4 (es)
JP (1) JPS60500074A (es)
KR (1) KR840007185A (es)
AU (1) AU553979B2 (es)
CA (1) CA1203918A (es)
ES (1) ES8407225A1 (es)
FI (1) FI834517A (es)
GB (1) GB2131987B (es)
IT (1) IT1168983B (es)
WO (1) WO1984002406A1 (es)

Families Citing this family (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0131658B1 (en) * 1983-07-08 1987-10-28 International Business Machines Corporation A synchronisation mechanism for a multiprocessing system
JPS6345670A (ja) * 1986-08-13 1988-02-26 Hitachi Ltd プロセツサ間同期装置
US4995005A (en) * 1986-09-18 1991-02-19 Advanced Micro Devices, Inc. Memory device which can function as two separate memories or a single memory
US4962483A (en) * 1986-09-18 1990-10-09 Advanced Micro Devices, Inc. Cascading FIFO memory devices for sequential storing
DE69130630T2 (de) * 1990-09-14 1999-09-09 Hitachi Ltd Synchrones Verfahren und Gerät für Prozessoren
JPH0520284A (ja) * 1991-07-16 1993-01-29 Matsushita Electric Ind Co Ltd パラレルプロセツサシステム
US5832253A (en) * 1993-12-06 1998-11-03 Cpu Technology, Inc. Multiprocessors system for selectively wire-oring a combination of signal lines and thereafter using one line to control the running or stalling of a selected processor
US5499376A (en) * 1993-12-06 1996-03-12 Cpu Technology, Inc. High speed mask and logical combination operations for parallel processor units
US6018778A (en) * 1996-05-03 2000-01-25 Netcell Corporation Disk array controller for reading/writing striped data using a single address counter for synchronously transferring data between data ports and buffer memory
US5781766A (en) * 1996-05-13 1998-07-14 National Semiconductor Corporation Programmable compensating device to optimize performance in a DRAM controller chipset
US6243770B1 (en) * 1998-07-21 2001-06-05 Micron Technology, Inc. Method for determining status of multiple interlocking FIFO buffer structures based on the position of at least one pointer of each of the multiple FIFO buffers
KR20020031378A (ko) * 1999-07-06 2002-05-01 다니구찌 이찌로오, 기타오카 다카시 구동제어 시스템
US6836840B2 (en) * 2001-07-30 2004-12-28 International Business Machines Corporation Slaves with identification and selection stages for group write
US6836852B2 (en) * 2001-10-29 2004-12-28 Agilent Technologies, Inc. Method for synchronizing multiple serial data streams using a plurality of clock signals
CN106817508B (zh) 2015-11-30 2019-11-22 华为技术有限公司 一种同步对象确定方法、装置和系统

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3810103A (en) * 1972-04-03 1974-05-07 Hawlett Packard Co Data transfer control apparatus
US3919695A (en) * 1973-12-26 1975-11-11 Ibm Asynchronous clocking apparatus
US3972034A (en) * 1975-05-12 1976-07-27 Fairchild Camera And Instrument Corporation Universal first-in first-out memory device
US4153941A (en) * 1976-11-11 1979-05-08 Kearney & Trecker Corporation Timing circuit and method for controlling the operation of cyclical devices

Also Published As

Publication number Publication date
GB2131987B (en) 1986-02-12
EP0128171A4 (en) 1987-04-28
IT1168983B (it) 1987-05-20
KR840007185A (ko) 1984-12-05
GB8332602D0 (en) 1984-01-11
ES527918A0 (es) 1984-08-16
JPS60500074A (ja) 1985-01-17
IT8324094A0 (it) 1983-12-09
US4493053A (en) 1985-01-08
CA1203918A (en) 1986-04-29
FI834517A0 (fi) 1983-12-09
FI834517A (fi) 1984-06-11
GB2131987A (en) 1984-06-27
WO1984002406A1 (en) 1984-06-21
EP0128171A1 (en) 1984-12-19
AU553979B2 (en) 1986-07-31
AU2341984A (en) 1984-07-05

Similar Documents

Publication Publication Date Title
ES8407225A1 (es) Aparato para sincronizar el funcionamiento de una pluralidad de dispositivos de almacenamiento de datos con el mas lento de los mismos
DE3371428D1 (en) First-in, first-out (fifo) memory configuration for queue storage
JPS5493926A (en) Data processing system having cache storage first input first output *fifo* queue function
JPS56161734A (en) Interface device for pcm signal
CA1266130C (en) CIRCULAR BUFFER FOR FIRST INPUTS, FIRST OUTPUTS DATA
ATE322774T1 (de) Synchrones digitales übertragungssystem
JPS56103730A (en) Data interface unit from multicontrolled interface device to input*output multiplexer
JPS53131879A (en) Device for generating signal indicating synchro rotation speed
KR860000984B1 (en) Data processing system having apparatus in a communications subsystem for establishing byte synchronization
JPS5688549A (en) Multiplex system for external memory device in electronic computer system
DE3064097D1 (en) Device for synchronizing a clock signal and synchronous data transmission system comprising such a device
JPS5391543A (en) Installation system for hdlc circuit
JPS53119638A (en) Input-output control system of electronic computer
JPS5414644A (en) Detection system for trouble of buffer memory circuit
JPS5530707A (en) Direct memory access control unit
JPS537165A (en) Synchronism detecting circuit of phase control circuit
JPS5495134A (en) Data processing unit
JPS5239333A (en) Read-out clock miss extraction circuit
JPS5578348A (en) False fault generation system
JPS6438827A (en) First-in first-out buffer control system
JPS538531A (en) Synchronizing signal circuit for data transmission device
JPS56118137A (en) Input device for digital signal
JPS5647830A (en) Buffer control unit
JPS51130134A (en) Asynchronous data reception control system
JPS5736429A (ja) Deisukyuubatsufuasochi