ES8105098A1 - Detector de cierre para lazos reguladores de fases en osci- ladores de emisores o receptores electronicos. - Google Patents
Detector de cierre para lazos reguladores de fases en osci- ladores de emisores o receptores electronicos.Info
- Publication number
- ES8105098A1 ES8105098A1 ES491289A ES491289A ES8105098A1 ES 8105098 A1 ES8105098 A1 ES 8105098A1 ES 491289 A ES491289 A ES 491289A ES 491289 A ES491289 A ES 491289A ES 8105098 A1 ES8105098 A1 ES 8105098A1
- Authority
- ES
- Spain
- Prior art keywords
- phase locked
- tau
- locked loops
- lock detector
- phase
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
- 230000002452 interceptive effect Effects 0.000 abstract 2
- 230000001360 synchronised effect Effects 0.000 abstract 2
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
- H03K5/22—Circuits having more than one input and one output for comparing pulses or pulse trains with each other according to input signal characteristics, e.g. slope, integral
- H03K5/26—Circuits having more than one input and one output for comparing pulses or pulse trains with each other according to input signal characteristics, e.g. slope, integral the characteristic being duration, interval, position, frequency, or sequence
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/08—Details of the phase-locked loop
- H03L7/085—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal
- H03L7/095—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal using a lock detector
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/16—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop
- H03L7/18—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop
- H03L7/183—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop a time difference being used for locking the loop, the counter counting between fixed numbers or the frequency divider dividing by a fixed number
- H03L7/191—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop a time difference being used for locking the loop, the counter counting between fixed numbers or the frequency divider dividing by a fixed number using at least two different signals from the frequency divider or the counter for determining the time difference
Landscapes
- Physics & Mathematics (AREA)
- Nonlinear Science (AREA)
- Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
- Synchronisation In Digital Transmission Systems (AREA)
Abstract
DETECTOR DE CIERRE PARA LAZOS REGULADORES DE FASES EN OSCILADORES DE EMISORES O RECEPTORES ELECTRONICOS. UN OSCILADOR ESTA CONECTADO A UN DIVISOR DE FRECUENCIA (B1), EL CUAL DA UNA SEÑAL GUIADORA (S1) DE FRECUENCIA <> Y OTRA SEÑAL (S3), DE DOBLE FRECUENCIA QUE LA ANTERIOR, QUE PASA POR UN INVERSOR (I) HACIA LA ENTRADA DEL RELOJ (CL) DEL FLIP-FLOP-D (FF), DANDO LUGAR CADA FLANCO DE SUBIDA DE LOS IMPULSOS INVERTIDOS A QUE LA INFORMACION ALMACENADA EN LA ENTRADA (D) PASE A AL SALIDA (Q), CONECTADA A UN MONOFLOT (MF), DISPARABLE POSTERIORMENTE, CUYA SALIDA ES LA SEÑAL DE MANIOBRA. D
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
DE19792918850 DE2918850C2 (de) | 1979-05-10 | 1979-05-10 | Verfahren und Schaltungsanordnung zum Erkennen des Regelzustandes einer Phasenregelschleife |
Publications (2)
Publication Number | Publication Date |
---|---|
ES8105098A1 true ES8105098A1 (es) | 1981-05-16 |
ES491289A0 ES491289A0 (es) | 1981-05-16 |
Family
ID=6070405
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
ES491289A Granted ES491289A0 (es) | 1979-05-10 | 1980-05-08 | Detector de cierre para lazos reguladores de fases en osci- ladores de emisores o receptores electronicos. |
Country Status (3)
Country | Link |
---|---|
EP (1) | EP0019220A1 (es) |
DE (1) | DE2918850C2 (es) |
ES (1) | ES491289A0 (es) |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5337022A (en) * | 1992-11-30 | 1994-08-09 | At&T Bell Laboratories | Harmonic lock detector |
Family Cites Families (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE2412966C3 (de) * | 1974-03-18 | 1979-07-12 | Siemens Ag, 1000 Berlin Und 8000 Muenchen | Digitale Einrichtung zum Überwachen der Synchronisation bei Trägerfrequenzeinrichtungen |
US3982190A (en) * | 1975-07-31 | 1976-09-21 | Rockwell International Corporation | Phaselock circuitry with lock indication |
US3988696A (en) * | 1975-11-28 | 1976-10-26 | The Bendix Corporation | Phase lock detector for digital frequency synthesizer |
DE2716044C2 (de) * | 1977-04-09 | 1985-09-12 | Telefunken Fernseh Und Rundfunk Gmbh, 3000 Hannover | Schaltung zum Vergleich der Frequenzen zweier elektrischer Signale |
US4151463A (en) * | 1978-02-02 | 1979-04-24 | Bell Telephone Laboratories, Incorporated | Phase locked loop indicator |
-
1979
- 1979-05-10 DE DE19792918850 patent/DE2918850C2/de not_active Expired
-
1980
- 1980-05-08 EP EP80102533A patent/EP0019220A1/de not_active Withdrawn
- 1980-05-08 ES ES491289A patent/ES491289A0/es active Granted
Also Published As
Publication number | Publication date |
---|---|
DE2918850A1 (de) | 1980-11-20 |
DE2918850C2 (de) | 1983-05-26 |
ES491289A0 (es) | 1981-05-16 |
EP0019220A1 (de) | 1980-11-26 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
ES2120877A1 (es) | Circuito y metodo de sincronizacion de fase para un bucle de enganche de fase. | |
GB1497840A (en) | Data decoding circuit | |
NO852788L (no) | Mottager. | |
GB1527841A (en) | Phase locked loop circuit | |
JPS6413814A (en) | Phase locking loop locking synchronizer and signal detector | |
EP0102662A3 (en) | Non-pll concurrent carrier and clock synchronization | |
GB2258960B (en) | Frequency synthesizer, and radio pager incorporating the same | |
ES8105098A1 (es) | Detector de cierre para lazos reguladores de fases en osci- ladores de emisores o receptores electronicos. | |
JPS55161435A (en) | Coherent frequency diversity receiving system | |
GB1393124A (en) | Frequency synthesiser | |
SE9600726D0 (sv) | Digital faslåst slinga | |
DE3486447D1 (de) | Lock-Detektor für eine digitale Phasenregelschleife | |
JPS5651128A (en) | Pll | |
JPS533765A (en) | Phase synchronous oscillating unit | |
JPS5648726A (en) | Phase locked loop circuit | |
JPS54154248A (en) | Pll circuit | |
JPS6415820A (en) | Integrated circuit | |
GB1520290A (en) | Phase acquisition | |
JPS5364570A (en) | Phase comparator | |
JPS5252616A (en) | Synchronous signal generating circuit in data reading device | |
JPS6485426A (en) | Phase locked loop circuit | |
GB2000651A (en) | Master clock arrangement | |
JPS5323256A (en) | Phase lock loop | |
JPS57162841A (en) | Digital pll circuit system | |
JPS5247358A (en) | Phase lock loop circuit |