ES485824A1 - Un circuito para controlar la aparicion de un impulso dentrode un intervalo de tiempo sobre una base libre de fallos - Google Patents

Un circuito para controlar la aparicion de un impulso dentrode un intervalo de tiempo sobre una base libre de fallos

Info

Publication number
ES485824A1
ES485824A1 ES485824A ES485824A ES485824A1 ES 485824 A1 ES485824 A1 ES 485824A1 ES 485824 A ES485824 A ES 485824A ES 485824 A ES485824 A ES 485824A ES 485824 A1 ES485824 A1 ES 485824A1
Authority
ES
Spain
Prior art keywords
circuit
time interval
pulse
fault
translation
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
ES485824A
Other languages
English (en)
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Nokia Spain SA
Original Assignee
Alcatel Espana SA
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Alcatel Espana SA filed Critical Alcatel Espana SA
Publication of ES485824A1 publication Critical patent/ES485824A1/es
Expired legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
    • H03K5/19—Monitoring patterns of pulse trains

Abstract

Un circuito para controlar la aparición de un impulso dentro de un intervalo de tiempo sobre una base libre de fallos, que comprende un multivibrador biestable en el extremo de entrada, caracterizado porque contiene también dos circuitos de retardo (MF1, MF2) y un circuito de no equivalencia (A), porque los circuitos de retardo están conectados a las salidas (Q, Q) del multivibrador biestable, y porque el circuito de no-equivalencia controla dos salidas semejantes (Q1, Q2) de los circuitos de retardo para la no-equivalencia de sus niveles.
ES485824A 1978-11-09 1979-11-08 Un circuito para controlar la aparicion de un impulso dentrode un intervalo de tiempo sobre una base libre de fallos Expired ES485824A1 (es)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
DE19782848641 DE2848641C2 (de) 1978-11-09 1978-11-09 Schaltungsanordnung zur signaltechnisch sicheren Überwachung einer Impulsfolge

Publications (1)

Publication Number Publication Date
ES485824A1 true ES485824A1 (es) 1980-05-16

Family

ID=6054259

Family Applications (1)

Application Number Title Priority Date Filing Date
ES485824A Expired ES485824A1 (es) 1978-11-09 1979-11-08 Un circuito para controlar la aparicion de un impulso dentrode un intervalo de tiempo sobre una base libre de fallos

Country Status (5)

Country Link
CA (1) CA1149516A (es)
CH (1) CH644479A5 (es)
DE (1) DE2848641C2 (es)
ES (1) ES485824A1 (es)
YU (1) YU41895B (es)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
ATE41253T1 (de) * 1984-09-06 1989-03-15 Siemens Ag Albis Ueberwachungsschaltung.
DE3625318A1 (de) * 1986-07-26 1988-02-04 Licentia Gmbh Anordnung zur signaltechnisch sicheren ueberwachung zweier taktsignale
DE3815531A1 (de) * 1988-05-06 1989-11-23 Heidelberger Druckmasch Ag Verfahren und anordnung zur ueberwachung eines taktsignals

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
BE786226A (fr) * 1971-07-16 1973-01-15 Siemens Ag Alimentation en courant rythme pour un systeme de circuits de commutation a deux canaux
DE2148072C3 (de) * 1971-09-22 1980-09-04 Licentia Patent-Verwaltungs-Gmbh, 6000 Frankfurt Schaltungsanordnung zur Überwachung von binären Signalen auf Antivalenz
DE2440162C2 (de) * 1974-08-21 1981-12-10 Standard Elektrik Lorenz Ag, 7000 Stuttgart Schaltungsanordnung zum signaltechnisch sicheren Überwachen von periodischen Impulsen
AT342142B (de) * 1975-06-10 1978-03-10 Siemens Ag Oesterreich Schaltungsanordnung zur storungsgesicherten signalverarbeitung
DE2701924B2 (de) * 1977-01-19 1981-03-19 Standard Elektrik Lorenz Ag, 7000 Stuttgart Steuereinrichtung für spurgebundene Fahrzeuge

Also Published As

Publication number Publication date
CA1149516A (en) 1983-07-05
DE2848641C2 (de) 1982-08-19
DE2848641A1 (de) 1980-05-14
CH644479A5 (en) 1984-07-31
YU41895B (en) 1988-02-29
YU272279A (en) 1982-06-30

Similar Documents

Publication Publication Date Title
IT7824652A0 (it) Giungo a perno.
ES335008A1 (es) Generador de funcion de correlacion de impulso.
GB1433050A (en) Binary sequencegenerator compositions suitable for use in the production of porous building structu
ES485824A1 (es) Un circuito para controlar la aparicion de un impulso dentrode un intervalo de tiempo sobre una base libre de fallos
ATE1438T1 (de) Multiplexsystem zur informationsverarbeitung.
SE7803591L (sv) Sett att framstella termostabila, texturerade mjolkalbuminer
GB1425517A (en) Timing mode selector
ES460450A1 (es) Dispositivo local en una red de transferencia de informacionde control.
ES402247A1 (es) Perfeccionamientos en generadores de impulsos de fases mul-tiples sensibles a la frecuencia.
SU400024A1 (ru) Время-импульсный пониусный преобразователь
JPS5312256A (en) Master slave type flip flop
JPS5799062A (en) Reception circuit for data transmission
JPS5538716A (en) Remote control transmission system
JPS5412664A (en) Pulse generating system
JPS5430770A (en) D-a converter
JPS5354935A (en) Information converting device
JPS53136465A (en) Pulse generating circuit
SU822325A2 (ru) Устройство дл генерации пачекиМпульСОВ
SU858206A1 (ru) Устройство управлени преобразователем аналог-код последовательного приближени
JPS53139968A (en) A-d convertor
JPS53136452A (en) Constituting method of pla
JPS53139942A (en) Generating circuit for data transfer signal
JPS5387628A (en) Memory unit
GB1062535A (en) Circuit arrangement to gate in additional pulses in pcm series coders
JPS57174965A (en) Signal transmitter