ES455274A1 - Una disposicion para indicar dentro de un tren de impulsos entrante, solamente impulsos de senal que tienen una longi- tud superior a un valor limite. - Google Patents

Una disposicion para indicar dentro de un tren de impulsos entrante, solamente impulsos de senal que tienen una longi- tud superior a un valor limite.

Info

Publication number
ES455274A1
ES455274A1 ES455274A ES455274A ES455274A1 ES 455274 A1 ES455274 A1 ES 455274A1 ES 455274 A ES455274 A ES 455274A ES 455274 A ES455274 A ES 455274A ES 455274 A1 ES455274 A1 ES 455274A1
Authority
ES
Spain
Prior art keywords
incoming
pulse train
limit value
arrangement
control
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
ES455274A
Other languages
English (en)
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Telefonaktiebolaget LM Ericsson AB
Original Assignee
Telefonaktiebolaget LM Ericsson AB
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Telefonaktiebolaget LM Ericsson AB filed Critical Telefonaktiebolaget LM Ericsson AB
Publication of ES455274A1 publication Critical patent/ES455274A1/es
Expired legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G01MEASURING; TESTING
    • G01RMEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R29/00Arrangements for measuring or indicating electric quantities not covered by groups G01R19/00 - G01R27/00
    • G01R29/02Measuring characteristics of individual pulses, e.g. deviation from pulse flatness, rise time or duration
    • G01R29/027Indicating that a pulse characteristic is either above or below a predetermined value or within or beyond a predetermined range of values
    • G01R29/0273Indicating that a pulse characteristic is either above or below a predetermined value or within or beyond a predetermined range of values the pulse characteristic being duration, i.e. width (indicating that frequency of pulses is above or below a certain limit)
    • GPHYSICS
    • G01MEASURING; TESTING
    • G01RMEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R19/00Arrangements for measuring currents or voltages or for indicating presence or sign thereof
    • G01R19/165Indicating that current or voltage is either above or below a predetermined value or within or outside a predetermined range of values
    • G01R19/16566Circuits and arrangements for comparing voltage or current with one or several thresholds and for indicating the result not covered by subgroups G01R19/16504, G01R19/16528, G01R19/16533
    • G01R19/16585Circuits and arrangements for comparing voltage or current with one or several thresholds and for indicating the result not covered by subgroups G01R19/16504, G01R19/16528, G01R19/16533 for individual pulses, ripple or noise and other applications where timing or duration is of importance

Landscapes

  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Manipulation Of Pulses (AREA)
  • Transmission And Conversion Of Sensor Element Output (AREA)
  • Arrangements For Transmission Of Measured Signals (AREA)
  • Control Of Ac Motors In General (AREA)
  • Control Of Eletrric Generators (AREA)

Abstract

Una disposición para indicar, dentro de un tren de impulsos entrante, solamente impulsos de señal que tienen una longitud superior a un valor límite, que comprende circuitos lógicos con el fin de generar un tren de impulsos de control por medio del tren de impulsos entrante, y tratar los valores lógicos en dicho tren de impulsos de control y dicho tren de impulsos entrante, caracterizada por un elemento monoestable con el fin de iniciar, por medio de cada flanco anterior del tren de impulsos entrante, la generación de un impulso de control que finaliza a lo sumo en un instante determinado por dicho valor límite, un elemento de interrupción con el fin de interrumpir el impulso de control respectivo, por medio del flanco posterior respectivo de un impulso perturbador entrante cuya longitud es inferior a dicho valor límite, y circuitos de evaluación para generar señales de indicación por medio de los impulsos de control no interrumpidos, cuyas señales de indicación indican cada una un impulsode señal entrante.
ES455274A 1976-01-23 1977-01-22 Una disposicion para indicar dentro de un tren de impulsos entrante, solamente impulsos de senal que tienen una longi- tud superior a un valor limite. Expired ES455274A1 (es)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
SE7600714A SE396524B (sv) 1976-01-23 1976-01-23 Anordning for att indikera signaler med en lengd over ett grensverde

Publications (1)

Publication Number Publication Date
ES455274A1 true ES455274A1 (es) 1978-01-01

Family

ID=20326800

Family Applications (1)

Application Number Title Priority Date Filing Date
ES455274A Expired ES455274A1 (es) 1976-01-23 1977-01-22 Una disposicion para indicar dentro de un tren de impulsos entrante, solamente impulsos de senal que tienen una longi- tud superior a un valor limite.

Country Status (17)

Country Link
US (1) US4114106A (es)
AR (1) AR226798A1 (es)
AU (1) AU505025B2 (es)
BR (1) BR7700366A (es)
DK (1) DK148338C (es)
EG (1) EG13443A (es)
ES (1) ES455274A1 (es)
FI (1) FI65348C (es)
GB (1) GB1507652A (es)
HU (1) HU176228B (es)
IE (1) IE44583B1 (es)
IT (1) IT1075418B (es)
MX (1) MX143181A (es)
NL (1) NL7700264A (es)
NO (1) NO138641C (es)
SE (1) SE396524B (es)
YU (1) YU14877A (es)

Families Citing this family (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS53114651A (en) * 1977-03-17 1978-10-06 Fujitsu Ltd Electronic circuit
US4341964A (en) * 1980-05-27 1982-07-27 Sperry Corporation Precision time duration detector
DE3246301A1 (de) * 1982-12-14 1984-06-14 Siemens AG, 1000 Berlin und 8000 München Verfahren zur erkennung von datenkollisionen in einem optischen datenbus
GB2138230B (en) * 1983-04-12 1986-12-03 Sony Corp Dynamic random access memory arrangements
US5057706A (en) * 1990-07-18 1991-10-15 Western Digital Corporation One-shot pulse generator
US5291141A (en) * 1991-09-30 1994-03-01 Hughes Aircraft Company Method for continuously measuring delay margins in digital systems

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3634869A (en) * 1970-12-29 1972-01-11 Chia Ying Hsueh Interpulse time interval detection circuit
US3753130A (en) * 1972-03-09 1973-08-14 Bell Telephone Labor Inc Digital frequency comparator
JPS5338952B2 (es) * 1973-07-09 1978-10-18
GB1503949A (en) * 1974-05-24 1978-03-15 Messerschmitt Boelkow Blohm Word commencement detector for a data transmission system

Also Published As

Publication number Publication date
AR226798A1 (es) 1982-08-31
BR7700366A (pt) 1977-09-20
NO770189L (no) 1977-07-26
AU2119177A (en) 1978-07-20
FI65348B (fi) 1983-12-30
IE44583L (en) 1977-07-23
MX143181A (es) 1981-03-31
HU176228B (en) 1981-01-28
GB1507652A (en) 1978-04-19
YU14877A (en) 1982-05-31
NO138641B (no) 1978-07-03
DK148338B (da) 1985-06-10
EG13443A (en) 1981-06-30
SE7600714L (sv) 1977-07-24
FI770018A (es) 1977-07-24
DK148338C (da) 1985-10-28
SE396524B (sv) 1977-09-19
IE44583B1 (en) 1982-01-13
NO138641C (no) 1978-10-11
NL7700264A (nl) 1977-07-26
FI65348C (fi) 1984-04-10
DK25477A (da) 1977-07-24
IT1075418B (it) 1985-04-22
AU505025B2 (en) 1979-11-08
US4114106A (en) 1978-09-12

Similar Documents

Publication Publication Date Title
JPS5333542A (en) Signal detection circuit
JPS52118185A (en) Positioning system
ES455274A1 (es) Una disposicion para indicar dentro de un tren de impulsos entrante, solamente impulsos de senal que tienen una longi- tud superior a un valor limite.
IE43734L (en) Transition indicator for two-level signal
ES451439A1 (es) Un sistema de transmision para transmitir senales de reloj ysenales auxiliares desde un circuito emisor a por lo menos un circuito de recepcion.
ES402247A1 (es) Perfeccionamientos en generadores de impulsos de fases mul-tiples sensibles a la frecuencia.
JPS56154819A (en) Waveform shaping circuit for digital signal
JPS5455141A (en) Diagnosing shift circuit
JPS57113617A (en) Clock pulse width setting circuit
JPS5637573A (en) Integrated circuit with tracer memory
JPS5430749A (en) Serial terminating system for logic circuit
JPS5333011A (en) Information processing console unit
SU970362A1 (ru) Вычитатель частот
JPS528846A (en) Digital circuit
JPS522475A (en) Speed detection circuit
JPS5541565A (en) Address modification system
JPS5720832A (en) Interruption input circuit
JPS5654548A (en) Function transforming circuit for digital signal
SU991593A1 (ru) Формирователь одиночного импульса
SU741436A1 (ru) Устройство подавлени помех
JPS5366718A (en) Floppy disk recording system
JPS5764853A (en) Bus tracing device
JPS5422137A (en) Bus line chekcing device
JPS53103717A (en) Electronic instrument
JPS52130227A (en) Isolation type digital signal transfer circuit

Legal Events

Date Code Title Description
FD1A Patent lapsed

Effective date: 19981103