ES428726A1 - Un metodo de fabricacion de un dispositivo semiconductor. - Google Patents
Un metodo de fabricacion de un dispositivo semiconductor.Info
- Publication number
- ES428726A1 ES428726A1 ES428726A ES428726A ES428726A1 ES 428726 A1 ES428726 A1 ES 428726A1 ES 428726 A ES428726 A ES 428726A ES 428726 A ES428726 A ES 428726A ES 428726 A1 ES428726 A1 ES 428726A1
- Authority
- ES
- Spain
- Prior art keywords
- type
- conductivity
- region
- regions
- semiconductor body
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
- 239000004065 semiconductor Substances 0.000 title abstract 8
- 238000004519 manufacturing process Methods 0.000 title abstract 2
- 239000000463 material Substances 0.000 abstract 3
- 230000003647 oxidation Effects 0.000 abstract 3
- 238000007254 oxidation reaction Methods 0.000 abstract 3
- 239000011810 insulating material Substances 0.000 abstract 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/0603—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions
- H01L29/0607—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration
- H01L29/0638—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration for preventing surface leakage due to surface inversion layer, e.g. with channel stopper
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02225—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer
- H01L21/02227—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a process other than a deposition process
- H01L21/0223—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a process other than a deposition process formation by oxidation, e.g. oxidation of the substrate
- H01L21/02233—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a process other than a deposition process formation by oxidation, e.g. oxidation of the substrate of the semiconductor substrate or a semiconductor layer
- H01L21/02236—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a process other than a deposition process formation by oxidation, e.g. oxidation of the substrate of the semiconductor substrate or a semiconductor layer group IV semiconductor
- H01L21/02238—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a process other than a deposition process formation by oxidation, e.g. oxidation of the substrate of the semiconductor substrate or a semiconductor layer group IV semiconductor silicon in uncombined form, i.e. pure silicon
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02225—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer
- H01L21/02227—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a process other than a deposition process
- H01L21/02255—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a process other than a deposition process formation by thermal treatment
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/32—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers using masks
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/76—Making of isolation regions between components
- H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
- H01L21/76202—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using a local oxidation of silicon, e.g. LOCOS, SWAMI, SILO
- H01L21/76205—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using a local oxidation of silicon, e.g. LOCOS, SWAMI, SILO in a region being recessed from the surface, e.g. in a recess, groove, tub or trench region
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/76—Making of isolation regions between components
- H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
- H01L21/76202—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using a local oxidation of silicon, e.g. LOCOS, SWAMI, SILO
- H01L21/76213—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using a local oxidation of silicon, e.g. LOCOS, SWAMI, SILO introducing electrical inactive or active impurities in the local oxidation region, e.g. to alter LOCOS oxide growth characteristics or for additional isolation purpose
- H01L21/76216—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using a local oxidation of silicon, e.g. LOCOS, SWAMI, SILO introducing electrical inactive or active impurities in the local oxidation region, e.g. to alter LOCOS oxide growth characteristics or for additional isolation purpose introducing electrical active impurities in the local oxidation region for the sole purpose of creating channel stoppers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
- H01L23/29—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the material, e.g. carbon
- H01L23/291—Oxides or nitrides or carbides, e.g. ceramics, glass
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Manufacturing & Machinery (AREA)
- Ceramic Engineering (AREA)
- Chemical & Material Sciences (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
- Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
- Semiconductor Integrated Circuits (AREA)
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
NLAANVRAGE7104496,A NL170901C (nl) | 1971-04-03 | 1971-04-03 | Werkwijze voor het vervaardigen van een halfgeleiderinrichting. |
Publications (1)
Publication Number | Publication Date |
---|---|
ES428726A1 true ES428726A1 (es) | 1976-09-01 |
Family
ID=19812845
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
ES401405A Expired ES401405A1 (es) | 1971-04-03 | 1972-04-01 | Un dispositivo semiconductor. |
ES428726A Expired ES428726A1 (es) | 1971-04-03 | 1974-07-29 | Un metodo de fabricacion de un dispositivo semiconductor. |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
ES401405A Expired ES401405A1 (es) | 1971-04-03 | 1972-04-01 | Un dispositivo semiconductor. |
Country Status (8)
Country | Link |
---|---|
JP (1) | JPS51438B1 (es) |
AR (1) | AR192354A1 (es) |
BE (1) | BE781538A (es) |
BR (1) | BR7201920D0 (es) |
ES (2) | ES401405A1 (es) |
HK (1) | HK59776A (es) |
IT (1) | IT954586B (es) |
SE (1) | SE381955B (es) |
-
1972
- 1972-03-29 SE SE7204115A patent/SE381955B/xx unknown
- 1972-03-31 IT IT68034/72A patent/IT954586B/it active
- 1972-03-31 BE BE781538A patent/BE781538A/fr not_active IP Right Cessation
- 1972-04-01 ES ES401405A patent/ES401405A1/es not_active Expired
- 1972-04-03 BR BR721920A patent/BR7201920D0/pt unknown
- 1972-04-03 JP JP47033423A patent/JPS51438B1/ja active Pending
- 1972-04-03 AR AR241272A patent/AR192354A1/es active
-
1974
- 1974-07-29 ES ES428726A patent/ES428726A1/es not_active Expired
-
1976
- 1976-09-23 HK HK597/76*UA patent/HK59776A/xx unknown
Also Published As
Publication number | Publication date |
---|---|
HK59776A (en) | 1976-10-01 |
ES401405A1 (es) | 1975-09-01 |
SE381955B (sv) | 1975-12-22 |
JPS51438B1 (es) | 1976-01-08 |
AR192354A1 (es) | 1973-02-14 |
BR7201920D0 (pt) | 1973-06-07 |
BE781538A (fr) | 1972-10-02 |
IT954586B (it) | 1973-09-15 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
ES321208A1 (es) | Un metodo de producir un dispositivo semiconductor. | |
ES400794A1 (es) | Un metodo de fabricacion de un dispositivo semiconductor. | |
ES326632A1 (es) | Un dispositivo semiconductor. | |
ES397739A1 (es) | Un dispositivo semiconductor. | |
ES327989A1 (es) | Un dispositivo semiconductor. | |
KR850000815A (ko) | 정확히 설정된 동작전압을 갖는 반도체 과전압 억제기 및 그의 제조방법 | |
ES399322A1 (es) | Un metodo de fabricar un dispositivo semi-conductor. | |
ES408617A1 (es) | Un metodo para la fabricacion de un dispositivo semiconduc-tor. | |
ES315030A1 (es) | Un dispositivo semiconductor de efecto de campo de portal aislado. | |
ES404386A1 (es) | Un dispositivo semiconductor. | |
ES326943A1 (es) | Un metodo para fabricar un transistor de efecto de campo. | |
ES329618A1 (es) | Un metodo de fabricar un transistor. | |
KR850005169A (ko) | 우물영역을 갖는 반도체기판상에 형성되는 mis형 반도체장치 | |
ES428726A1 (es) | Un metodo de fabricacion de un dispositivo semiconductor. | |
ES402164A1 (es) | Un metodo para fabricar dispositivos monoliticos semicon- ductores. | |
ES460687A1 (es) | Un semiconductor planar perfeccionado. | |
ES401687A1 (es) | Un dispositivo semiconductor. | |
ES393039A2 (es) | Un metodo de fabricar un dispositivo semiconductor. | |
ES408908A1 (es) | Un metodo de fabricar un dispositivo semiconductor. | |
ES294824A1 (es) | Un metodo para fabricar un dispositivo semiconductor | |
ES304286A1 (es) | Metodo para proveer al menos dos capas superficiales una junto a otra sobre un soporte. | |
ES435585A1 (es) | Un metodo de fabricar un dispositivo semiconductor. | |
ES374491A1 (es) | Un dispositivo de lamina aislante flexible sobre el cual esta situado un diseno de pistas conductoras. | |
ES392536A1 (es) | Un procedimiento para formar contactos ohmicos sobre una superficie de un dispositivo semiconductor. | |
GB1318047A (en) | Insulated gate field effect transistors |