ES2148109B1 - Conversor de reloj de 2.048 mhz a señal de linea a 2.048 mbit/s - Google Patents

Conversor de reloj de 2.048 mhz a señal de linea a 2.048 mbit/s

Info

Publication number
ES2148109B1
ES2148109B1 ES009802716A ES9802716A ES2148109B1 ES 2148109 B1 ES2148109 B1 ES 2148109B1 ES 009802716 A ES009802716 A ES 009802716A ES 9802716 A ES9802716 A ES 9802716A ES 2148109 B1 ES2148109 B1 ES 2148109B1
Authority
ES
Spain
Prior art keywords
mbit
mhz
signal
input
clock
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
ES009802716A
Other languages
English (en)
Other versions
ES2148109A1 (es
Inventor
Aunon Jesus Marino
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Telefonica SA
Original Assignee
Telefonica SA
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Telefonica SA filed Critical Telefonica SA
Priority to ES009802716A priority Critical patent/ES2148109B1/es
Priority to BR9907366-8A priority patent/BR9907366A/pt
Priority to ARP990106812A priority patent/AR022141A1/es
Priority to EP99500256A priority patent/EP1017194A2/en
Priority to GT199900232A priority patent/GT199900232A/es
Priority to PE1999001352A priority patent/PE20001261A1/es
Priority to SV2000000002A priority patent/SV2000000002A/es
Publication of ES2148109A1 publication Critical patent/ES2148109A1/es
Application granted granted Critical
Publication of ES2148109B1 publication Critical patent/ES2148109B1/es
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04J—MULTIPLEX COMMUNICATION
    • H04J3/00—Time-division multiplex systems
    • H04J3/02—Details
    • H04J3/06—Synchronising arrangements
    • H04J3/0635—Clock or time synchronisation in a network
    • H04J3/0685—Clock or time synchronisation in a node; Intranode synchronisation
    • H04J3/0691—Synchronisation in a TDM node

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Time-Division Multiplex Systems (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)

Abstract

Conversor de reloj de 2.048 MHz a señal de línea a 2.048 Mbit/s. El conversar de reloj de 2.048 MHz a señal de línea de 2.048 Mbit/s, es un equipo diseñado para generar una trama de señal PCM a 2.048 Mbit/s a partir de un reloj de 2.048 MHz de entrada. La señal de trama PCM con Código de Redundancia Cíclica (CRC) que crea este equipo, aunque no lleva tráfico de datos sí que lleva incluida la información de fase del reloj de entrada. Dispone de ocho salidas de datos sincronizadas en fase con el reloj de entrada de 2.048 MHz. Tanto la interfaz de entrada como las ocho tramas de salida PCM se ajustan a las recomendaciones G.703, G.704 y G.706 de la UIT-T. Además dispone de una señal de alarma que se activa en el caso que desaparezca la señal de reloj de 2.048 MHz de la entrada del conversor.
ES009802716A 1998-12-30 1998-12-30 Conversor de reloj de 2.048 mhz a señal de linea a 2.048 mbit/s Expired - Lifetime ES2148109B1 (es)

Priority Applications (7)

Application Number Priority Date Filing Date Title
ES009802716A ES2148109B1 (es) 1998-12-30 1998-12-30 Conversor de reloj de 2.048 mhz a señal de linea a 2.048 mbit/s
ARP990106812A AR022141A1 (es) 1998-12-30 1999-12-29 CONVERSOR DE RELOJ DE 2.048 MHz A SENAL DE LINEA A 2.048Mbit/s
EP99500256A EP1017194A2 (en) 1998-12-30 1999-12-29 2.048 MHz clock converter to line signal at 2.048 Mbit/s
BR9907366-8A BR9907366A (pt) 1998-12-30 1999-12-29 Conversor de relógio de 2.048 mhz a sinal de linha de 2.048 mbits/s
GT199900232A GT199900232A (es) 1998-12-30 1999-12-30 Conversor de reloj de 2.048 mhz. a señal de linea a 2.048 mbit / s.
PE1999001352A PE20001261A1 (es) 1998-12-30 1999-12-30 CONVERSOR DE RELOJ DE 2.048 MHz A SENAL DE LINEA A 2.048 Mbit/s
SV2000000002A SV2000000002A (es) 1998-12-30 2000-01-03 Conversor de reloj de 2.048 mhz a señal de linea a 2.048 mbit/s

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
ES009802716A ES2148109B1 (es) 1998-12-30 1998-12-30 Conversor de reloj de 2.048 mhz a señal de linea a 2.048 mbit/s

Publications (2)

Publication Number Publication Date
ES2148109A1 ES2148109A1 (es) 2000-10-01
ES2148109B1 true ES2148109B1 (es) 2001-04-16

Family

ID=8306254

Family Applications (1)

Application Number Title Priority Date Filing Date
ES009802716A Expired - Lifetime ES2148109B1 (es) 1998-12-30 1998-12-30 Conversor de reloj de 2.048 mhz a señal de linea a 2.048 mbit/s

Country Status (7)

Country Link
EP (1) EP1017194A2 (es)
AR (1) AR022141A1 (es)
BR (1) BR9907366A (es)
ES (1) ES2148109B1 (es)
GT (1) GT199900232A (es)
PE (1) PE20001261A1 (es)
SV (1) SV2000000002A (es)

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
NL7709260A (nl) * 1976-09-01 1978-03-03 Marconi Co Ltd Analoog-naar-numeriek-omzetter.
JPS56161734A (en) * 1980-05-16 1981-12-12 Nec Corp Interface device for pcm signal
US4860285A (en) * 1987-10-21 1989-08-22 Advanced Micro Devices, Inc. Master/slave synchronizer
US5673258A (en) * 1994-03-06 1997-09-30 Dtm Data Telemark Gmbh Method and apparatus for the enlargement of the reach of the transmission channel between functional groups of an ISDN-user interface

Also Published As

Publication number Publication date
AR022141A1 (es) 2002-09-04
PE20001261A1 (es) 2000-12-07
SV2000000002A (es) 2000-03-14
ES2148109A1 (es) 2000-10-01
GT199900232A (es) 2000-09-18
EP1017194A2 (en) 2000-07-05
BR9907366A (pt) 2000-09-26

Similar Documents

Publication Publication Date Title
ATE210316T1 (de) Dreifach redundantes modulares rechnersystem
ATE272356T1 (de) Elektrisches steckersystem für elektroden
KR920004997A (ko) Hdlc crc계산을 이행하는 방법 및 장치
ES2187535T3 (es) Sistema de transferencia asincrona de datos y de control de trafico de origen.
KR880014832A (ko) 와이어레스 리모콘 시스템
ES2148109B1 (es) Conversor de reloj de 2.048 mhz a señal de linea a 2.048 mbit/s
DE59914861D1 (de) Schnittstelleneinrichtung
DE60333969D1 (de) Zusatzeinheit für eine Schaltschütz
TWI256539B (en) Apparatus and method for generating a clock signal
DE50207868D1 (de) Gefahrenmeldesystem
KR910013967A (ko) 대기 시간 지터 감소용 회로를 가진 디멀티플렉서
ES2111056T3 (es) Sistema y metodo de telecomunicaciones con medios de deteccion de errores.
TW200516457A (en) Workflow defining system and workflow managing system
GB9718198D0 (en) Computer monitoring unit and power window system
KR960009398A (ko) 동기식 클럭 발생회로
ES2103754T3 (es) Dispositivo electronico para la correccion en paralelo de corrientes de datos protegidos con deteccion de errores por comprobacion de redundancia ciclica.
CO4700371A1 (es) Circuito integrado multiplicador de frecuencia
JPH0250640A (ja) Ａｉｓ送出回路
JPH02249313A (ja) 多重処理型ｃｒｃ符号生成回路
ES2083404T3 (es) Alimentacion de impulsos de reloj de repuesto de operacion para sistemas digitales.
ES2168909B1 (es) Procesador digital.
KR940002844A (ko) 오류 정정 시스템
RU1823144C (ru) Устройство дл формировани биимпульсного сигнала
JPH0265431A (ja) サイクリックリダンダンシーチェック方式
KR970022668A (ko) 저전력소모기능을 갖는 데이타뱅크장치

Legal Events

Date Code Title Description
EC2A Search report published

Date of ref document: 20001001

Kind code of ref document: A1

Effective date: 20001001