ES2142903T3 - Metodo y aparato para visualizar dos imagenes de video simultaneamente. - Google Patents
Metodo y aparato para visualizar dos imagenes de video simultaneamente.Info
- Publication number
- ES2142903T3 ES2142903T3 ES94119596T ES94119596T ES2142903T3 ES 2142903 T3 ES2142903 T3 ES 2142903T3 ES 94119596 T ES94119596 T ES 94119596T ES 94119596 T ES94119596 T ES 94119596T ES 2142903 T3 ES2142903 T3 ES 2142903T3
- Authority
- ES
- Spain
- Prior art keywords
- signals
- field memories
- digital
- video
- video signals
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N7/00—Television systems
- H04N7/01—Conversion of standards, e.g. involving analogue television standards or digital television standards processed at pixel level
- H04N7/0117—Conversion of standards, e.g. involving analogue television standards or digital television standards processed at pixel level involving conversion of the spatial resolution of the incoming video signal
- H04N7/0122—Conversion of standards, e.g. involving analogue television standards or digital television standards processed at pixel level involving conversion of the spatial resolution of the incoming video signal the input and the output signals having different aspect ratios
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N5/00—Details of television systems
- H04N5/44—Receiver circuitry for the reception of television signals according to analogue transmission standards
- H04N5/445—Receiver circuitry for the reception of television signals according to analogue transmission standards for displaying additional information
- H04N5/45—Picture in picture, e.g. displaying simultaneously another television channel in a region of the screen
Abstract
SE DESCRIBEN UN METODO Y UN APARATO PARA LA VISUALIZACION SIMULTANEA DE DOS SEÑALES DE VIDEO INDEPENDIENTES. EL APARATO CONSTA DE UNOS TERMINALES DE ENTRADA DE SEÑALES DE VIDEO (2, 6) PARA RECIBIR UNA PRIMERA Y UNA SEGUNDA SEÑALES DE VIDEO EN SISTEMA PAL QUE TIENE UNA FRECUENCIA DE CAMPO DE 50 HZ, UNOS PROCESADORES Y/C (7, 8) CONECTADOS A LOS TERMINALES DE ENTRADA DE SEÑALES DE VIDEO (2, 6), UNOS CONVERTIDORES A/D (16, 24) CONECTADOS A LOS PROCESADORES DE Y/C, DOS MEMORIAS DE CAMPO DE ENTRADA (17, 22) QUE TIENEN UN MODO DE DIRECCIONAMIENTO EN BLOQUE ALEATORIO PARA ALMACENAR LAS SEÑALES Y/U/V DIGITALES DE LOS CONVERTIDORES A/D, UN CONVERTIDOR D/A) (19) CONECTADO A UNA SALIDA DE LAS MEMORIAS DE CAMPO (17, 22) Y QUE DERIVA UNAS SEÑALES Y/U/V ANALOGICAS QUE SON CONVERTIDAS EN SEÑALES R/G/B Y ENVIADAS A UNA PANTALLA (10), UN GENERADOR DE SEÑALES DE CONTROL DE ESCRITURA Y LECTURA (14; 20, 21) PARA GENERAR UNA PRIMERA Y UNA SEGUNDA SEÑALES DE CONTROL DE ESCRITURA PARA QUE LAS PRIMERAS Y SEGUNDAS SEÑALES Y/U/V DIGITALES SEAN ESCRITAS EN LA PRIMERA Y SEGUNDA MEMORIAS DE CAMPO (17, 22) A UNA PRIMERA FRECUENCIA PREDETERMINADA DE FORMA SINCRONA RESPECTO A LAS SEÑALES DE SINCRONIZACION DE LA PRIMERA Y LA SEGUNDA SEÑALES DE VIDEO, RESPECTIVAMENTE, Y PARA GENERAR UNA PRIMERA Y UNA SEGUNDA SEÑALES DE CONTROL DE LECTURA PARA QUE LA PRIMERA Y SEGUNDA SEÑALES Y/U/V SEAN LEIDAS ALTERNATIVAMENTE POR LINEAS EN LA PRIMERA Y SEGUNDA MEMORIAS DE CAMPO (17, 22) A UNA FRECUENCIA CUATRO VECES MAYOR QUE LA PRIMERA FRECUENCIA PREDETERMINADA Y DE FORMA SINCRONA RESPECTO A UNA SEÑAL DE SINCRONIZACION MAESTRA BIEN DE LA PRIMERA O BIEN DE LA SEGUNDA SEÑALES DE VIDEO Y QUE SE VISUALIZAN CADA UNA SEGUN UNA RELACION DIMENSIONAL 4:3 O 3:3 EN LA PANTALLA QUE TIENE UNA AMPLIA RELACION DIMENSIONAL DE 16:9 EN UN MODO SIN PARAPADEOS DE 100 HZ.
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
EP94119596A EP0717562B1 (en) | 1994-12-12 | 1994-12-12 | Method and apparatus for displaying two video pictures simultaneously |
Publications (1)
Publication Number | Publication Date |
---|---|
ES2142903T3 true ES2142903T3 (es) | 2000-05-01 |
Family
ID=8216524
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
ES94119596T Expired - Lifetime ES2142903T3 (es) | 1994-12-12 | 1994-12-12 | Metodo y aparato para visualizar dos imagenes de video simultaneamente. |
Country Status (7)
Country | Link |
---|---|
US (1) | US5726715A (es) |
EP (1) | EP0717562B1 (es) |
KR (1) | KR100394288B1 (es) |
AT (1) | ATE190792T1 (es) |
DE (1) | DE69423500T2 (es) |
ES (1) | ES2142903T3 (es) |
MY (1) | MY114906A (es) |
Families Citing this family (13)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR0176806B1 (ko) * | 1995-12-29 | 1999-05-01 | 구자홍 | 텔레비젼의 2화면 구성장치 |
EP0838944A1 (en) | 1996-10-23 | 1998-04-29 | SONY-WEGA PRODUKTIONS GmbH | TV receiver with teletext function |
US5990975A (en) * | 1996-11-22 | 1999-11-23 | Acer Peripherals, Inc. | Dual screen displaying device |
JP2000032441A (ja) * | 1998-07-10 | 2000-01-28 | Fuji Photo Optical Co Ltd | Ntsc及びpalの両方式を備えた内視鏡用撮像装置 |
WO2000019714A1 (de) * | 1998-09-30 | 2000-04-06 | Infineon Technologies Ag | Schaltungsanordnung zur bild-in-bild-darstellung |
US6519283B1 (en) | 1999-01-25 | 2003-02-11 | International Business Machines Corporation | Integrated video processing system having multiple video sources and implementing picture-in-picture with on-screen display graphics |
US6741794B1 (en) | 1999-01-29 | 2004-05-25 | Sony Corporation | System and method for flexibly blending multiple image planes in a video device |
JP2002537571A (ja) * | 1999-02-09 | 2002-11-05 | ミクロナス ミュニッヒ ゲーエムベーハー | 少なくとも第一と第二の画像シーケンスを1つの総合画像に同時に表示するための方法と装置。 |
EP1159827B1 (de) | 1999-03-04 | 2003-01-22 | Infineon Technologies AG | Ansteuerung eines Speichers für die Bild-in-Bild-Einblendung |
US7068329B1 (en) * | 1999-08-31 | 2006-06-27 | Ati International Srl | Method and system for providing a video signal |
EP1265439B1 (en) * | 2001-06-06 | 2009-07-08 | Thomson Licensing | Video signal processing system with auxiliary information processing capability |
GB2392037B (en) * | 2002-08-14 | 2004-10-06 | Tcv Ltd | Multiple mode television processor |
KR100971920B1 (ko) * | 2003-06-02 | 2010-07-22 | 디즈니엔터프라이지즈,인크. | 소비자용 비디오 플레이어를 위한 프로그램된 윈도우 제어시스템 및 방법 |
Family Cites Families (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS61193580A (ja) * | 1985-02-21 | 1986-08-28 | Hitachi Ltd | 2画面テレビジヨン受像機 |
JPH0638649B2 (ja) * | 1985-03-13 | 1994-05-18 | 株式会社日立製作所 | 2画面表示機能付高画質テレビジヨン受信機 |
JP2685432B2 (ja) * | 1985-08-26 | 1997-12-03 | 株式会社日立製作所 | 2画面表示機能付テレビジョン受信機 |
KR950010887B1 (en) * | 1988-07-08 | 1995-09-25 | Samsung Electronics Co Ltd | Multi-screen producting image control circuit |
JP2912636B2 (ja) * | 1989-08-04 | 1999-06-28 | 松下電器産業株式会社 | 2画面テレビ |
GB9012326D0 (en) * | 1990-06-01 | 1990-07-18 | Thomson Consumer Electronics | Wide screen television |
DE4139403C2 (de) * | 1991-11-29 | 1994-02-17 | Sony Corp | Abtastungsanzeigegerät |
TW220024B (es) * | 1992-01-08 | 1994-02-01 | Thomson Consumer Electronics | |
JPH0630349A (ja) * | 1992-07-07 | 1994-02-04 | Fujitsu General Ltd | 2画面表示テレビ受信機 |
JP2737557B2 (ja) * | 1992-07-09 | 1998-04-08 | 日本ビクター株式会社 | 2画面表示テレビジョン受信機及び2画面処理回路 |
JPH06292148A (ja) * | 1993-03-30 | 1994-10-18 | Sony Corp | 倍速映像表示装置 |
-
1994
- 1994-12-12 DE DE69423500T patent/DE69423500T2/de not_active Expired - Lifetime
- 1994-12-12 EP EP94119596A patent/EP0717562B1/en not_active Expired - Lifetime
- 1994-12-12 AT AT94119596T patent/ATE190792T1/de active
- 1994-12-12 ES ES94119596T patent/ES2142903T3/es not_active Expired - Lifetime
-
1995
- 1995-12-08 MY MYPI95003798A patent/MY114906A/en unknown
- 1995-12-12 KR KR1019950050388A patent/KR100394288B1/ko not_active IP Right Cessation
- 1995-12-12 US US08/571,206 patent/US5726715A/en not_active Expired - Lifetime
Also Published As
Publication number | Publication date |
---|---|
DE69423500T2 (de) | 2000-09-14 |
EP0717562B1 (en) | 2000-03-15 |
MY114906A (en) | 2003-02-28 |
ATE190792T1 (de) | 2000-04-15 |
EP0717562A1 (en) | 1996-06-19 |
KR100394288B1 (ko) | 2003-10-17 |
DE69423500D1 (de) | 2000-04-20 |
US5726715A (en) | 1998-03-10 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR930022888A (ko) | 복수 동화상 음성 복호화 장치 | |
ES2142903T3 (es) | Metodo y aparato para visualizar dos imagenes de video simultaneamente. | |
MY118839A (en) | Signal reproducing apparatus and signal reproducing method | |
KR970019491A (ko) | 2개 이상의 화상 시퀀스를 디스플레이 하기 위한 장치 | |
CA2105841A1 (en) | Image and sound processing apparatus | |
EP0767583A3 (en) | Video signal processing apparatus with a multi-picture display circuit | |
JPS62289083A (ja) | 広視野ビデオカメラ装置 | |
JPS55121574A (en) | Memory controller | |
RU93048462A (ru) | Система для восприятия и воспроизведения последовательности анимированных видеоизображений в реальном масштабе времени | |
EP0399136A3 (en) | Display apparatus | |
KR970705298A (ko) | 비디오 데이터에 대한 타이밍 신호 제공용 제어기(a controller for providing timing signals for video data) | |
JPS61114682A (ja) | 画像処理回路 | |
KR960028298A (ko) | 제1및 제2 수신 비디오 신호의 비디오 픽쳐 디스플레이 방법과 비디오 디스플레이 장치 | |
KR20000021706A (ko) | 디지털 신호처리 방법 및 그 시스템 | |
KR950005694Y1 (ko) | 시큐리티 시스템의 동기식 영상신호 순차절환장치 | |
KR19980073567A (ko) | 폐회로 텔레비젼 시스템 | |
KR19990014370U (ko) | 수평주파수 변환장치 | |
JPH06101844B2 (ja) | 画像処理装置 | |
JPS6447194A (en) | Image pickup device | |
JPH0832874A (ja) | 4画面表示装置 | |
JPS646510B2 (es) | ||
JPS59126377A (ja) | 高速度撮像装置 | |
JPH04115676A (ja) | 映像信号処理装置 | |
JPS62202696A (ja) | テレビ信号発生装置 | |
JPH0833716B2 (ja) | 映像信号変換装置 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
FG2A | Definitive protection |
Ref document number: 717562 Country of ref document: ES |