ES2099720T3 - Disposicion de circuito para regenerar y sincronizar una señal digital. - Google Patents
Disposicion de circuito para regenerar y sincronizar una señal digital.Info
- Publication number
- ES2099720T3 ES2099720T3 ES91112168T ES91112168T ES2099720T3 ES 2099720 T3 ES2099720 T3 ES 2099720T3 ES 91112168 T ES91112168 T ES 91112168T ES 91112168 T ES91112168 T ES 91112168T ES 2099720 T3 ES2099720 T3 ES 2099720T3
- Authority
- ES
- Spain
- Prior art keywords
- digital signal
- regenerate
- synchronize
- circuit
- circuit provision
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L7/00—Arrangements for synchronising receiver with transmitter
- H04L7/0054—Detection of the synchronisation error by features other than the received signal transition
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L7/00—Arrangements for synchronising receiver with transmitter
- H04L7/0054—Detection of the synchronisation error by features other than the received signal transition
- H04L7/007—Detection of the synchronisation error by features other than the received signal transition detection of error based on maximum signal power, e.g. peak value, maximizing autocorrelation
Landscapes
- Engineering & Computer Science (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Synchronisation In Digital Transmission Systems (AREA)
- Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
- Communication Control (AREA)
- Time-Division Multiplex Systems (AREA)
- Television Signal Processing For Recording (AREA)
Abstract
SE PROPONE UNA DISPOSICION DE CIRCUITO PARA LA REGENERACION Y SINCRONIZACION DE UNA SEÑAL DIGITAL DE ALTA FRECUENCIA DE BIT, QUE SE COMPONE DE UNA CONEXION EN SERIE DE UNA LINEA DE LEY CONTROLABLE Y UNA LOGICA DE DECISION, QUE ESTA RECORRIDA POR LA SEÑAL DIGITAL Y SE CARACTERIZA, PORQUE LA LOGICA DE DECISION MUESTRA UN CIRCUITO EXPLORADOR A TRAVES DEL CUAL LA SEÑAL DIGITAL ES EXPLORADA EN SU CENTRO.
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
DE4025004A DE4025004A1 (de) | 1990-08-07 | 1990-08-07 | Schaltungsanordnung zum regenerieren und synchronisieren eines digitalen signals |
Publications (1)
Publication Number | Publication Date |
---|---|
ES2099720T3 true ES2099720T3 (es) | 1997-06-01 |
Family
ID=6411782
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
ES91112168T Expired - Lifetime ES2099720T3 (es) | 1990-08-07 | 1991-07-20 | Disposicion de circuito para regenerar y sincronizar una señal digital. |
Country Status (8)
Country | Link |
---|---|
US (1) | US5251238A (es) |
EP (1) | EP0471207B1 (es) |
JP (1) | JP3267642B2 (es) |
AT (1) | ATE148817T1 (es) |
AU (1) | AU643811B2 (es) |
CA (1) | CA2048480C (es) |
DE (2) | DE4025004A1 (es) |
ES (1) | ES2099720T3 (es) |
Families Citing this family (12)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
IT1265424B1 (it) * | 1993-12-22 | 1996-11-22 | Alcatel Italia | Metodo e disposizione ciruitale di realizzazione della funzione di hpa negli apparati sdh |
US5642386A (en) * | 1994-06-30 | 1997-06-24 | Massachusetts Institute Of Technology | Data sampling circuit for a burst mode communication system |
US5539783A (en) * | 1995-05-18 | 1996-07-23 | Hazeltine Corporation | Non-coherent synchronization signal detector |
US6684030B1 (en) | 1997-07-29 | 2004-01-27 | Khamsin Technologies, Llc | Super-ring architecture and method to support high bandwidth digital “last mile” telecommunications systems for unlimited video addressability in hub/star local loop architectures |
US6091025A (en) | 1997-07-29 | 2000-07-18 | Khamsin Technologies, Llc | Electrically optimized hybird "last mile" telecommunications cable system |
US6239379B1 (en) | 1998-07-29 | 2001-05-29 | Khamsin Technologies Llc | Electrically optimized hybrid “last mile” telecommunications cable system |
US6173009B1 (en) * | 1998-12-29 | 2001-01-09 | Texas Instruments Incorporated | State calculation circuit for discrete linear state space model |
US6307878B1 (en) * | 1999-06-03 | 2001-10-23 | Dspc Technologies Ltd | Cellular telephony searcher |
GB0012813D0 (en) * | 2000-05-25 | 2000-07-19 | Phoenix Vlsi Consultants Ltd | Parallel data interface |
EP1402645A4 (en) * | 2001-05-03 | 2006-08-23 | Coreoptics Inc | AMPLITUDE DETECTION FOR CONTROLLING THE TIME OF SAMPLING DECISION IN THE FORM OF A DATA STREAM |
US20040239376A1 (en) * | 2003-05-30 | 2004-12-02 | Haeffele Jeffrey John | Continuously retraining sampler and method of use thereof |
EP2603743B1 (en) | 2010-08-11 | 2019-06-19 | Close Comfort Pty Ltd | Localised personal air conditioning |
Family Cites Families (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5270707A (en) * | 1975-12-09 | 1977-06-13 | Nec Corp | Automatic phase control system |
US4435823A (en) * | 1980-12-29 | 1984-03-06 | Harris Corporation | Adaptive equalizer capable of linear and nonlinear weighting |
US4604582A (en) * | 1985-01-04 | 1986-08-05 | Lockheed Electronics Company, Inc. | Digital phase correlator |
US4769816A (en) * | 1985-11-08 | 1988-09-06 | Raytheon Company | Qpsk demodulator |
DE3543392A1 (de) * | 1985-12-07 | 1987-06-25 | Standard Elektrik Lorenz Ag | Schaltungsanordnung zum regenerieren und synchronisieren eines digitalen signales |
EP0238906B1 (en) * | 1986-03-05 | 1994-06-08 | Nec Corporation | Noise detection by sampling digital baseband signal at eye openings |
US4694468A (en) * | 1986-04-25 | 1987-09-15 | Eastman Kodak Company | Apparatus useful in channel equalization adjustment |
US4789994A (en) * | 1987-08-12 | 1988-12-06 | American Telephone And Telegraph Company, At&T Bell Laboratories | Adaptive equalizer using precursor error signal for convergence control |
GB8903567D0 (en) * | 1989-02-16 | 1989-04-05 | British Telecomm | An optical network |
JP2508579B2 (ja) * | 1993-05-14 | 1996-06-19 | 日本電気株式会社 | 配列型赤外線検知器の製造方法 |
-
1990
- 1990-08-07 DE DE4025004A patent/DE4025004A1/de not_active Withdrawn
-
1991
- 1991-07-20 DE DE59108526T patent/DE59108526D1/de not_active Expired - Fee Related
- 1991-07-20 ES ES91112168T patent/ES2099720T3/es not_active Expired - Lifetime
- 1991-07-20 AT AT91112168T patent/ATE148817T1/de not_active IP Right Cessation
- 1991-07-20 EP EP91112168A patent/EP0471207B1/de not_active Expired - Lifetime
- 1991-07-31 AU AU81469/91A patent/AU643811B2/en not_active Ceased
- 1991-08-02 JP JP19434191A patent/JP3267642B2/ja not_active Expired - Fee Related
- 1991-08-06 CA CA002048480A patent/CA2048480C/en not_active Expired - Fee Related
- 1991-08-07 US US07/741,682 patent/US5251238A/en not_active Expired - Lifetime
Also Published As
Publication number | Publication date |
---|---|
DE59108526D1 (de) | 1997-03-20 |
ATE148817T1 (de) | 1997-02-15 |
AU643811B2 (en) | 1993-11-25 |
EP0471207A3 (en) | 1993-03-17 |
EP0471207A2 (de) | 1992-02-19 |
CA2048480C (en) | 1998-04-07 |
JP3267642B2 (ja) | 2002-03-18 |
JPH04234224A (ja) | 1992-08-21 |
US5251238A (en) | 1993-10-05 |
DE4025004A1 (de) | 1992-02-13 |
EP0471207B1 (de) | 1997-02-05 |
AU8146991A (en) | 1992-02-13 |
CA2048480A1 (en) | 1992-02-08 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
ES2099720T3 (es) | Disposicion de circuito para regenerar y sincronizar una señal digital. | |
TW257913B (es) | ||
IL104045A0 (en) | Digital clock dejitter circuits for regenerating clock signals with minimal jitter | |
EP0445574A3 (en) | Digital clock buffer circuit providing controllable delay | |
ES2040011T3 (es) | Procedimiento para la amplificacion intermedia de senales digitales. | |
TW197501B (es) | ||
DE69220741T2 (de) | Schneller entscheidungsrückgekoppelter Entzerrer mit niedrigem Restschwund | |
ES2157086T3 (es) | Bus de datos para varios abonados. | |
ATE274263T1 (de) | Optischer regenerator für hochbitratige zeitmultiplexierte signale | |
ES274359U (es) | Dispositivo para la conexion de tramos tubulares. | |
JPS5435666A (en) | Timing extraction system | |
DE3061295D1 (en) | Apparatus for synchronizing clock signals by means of incoming serial data signals | |
JPS5461406A (en) | Pulse delivery system | |
ATE110507T1 (de) | Schaltungsanordnung zum entzerren von in analoger form empfangener digitalsignale. | |
EP0418641A3 (en) | Asynchronization device for a digital signal | |
GB2282942A (en) | DC tracking circuit for ginomy data slicer | |
IT8822664A0 (it) | Motore endotermico con parti del blocco in lega leggera. | |
ES2037902T3 (es) | Procedimiento y dispositivo para la recuperacion del impulso de reloj de una senal de datos mediante adaptacion continua de un impulso de reloj generado localmente a una senal de datos. | |
JPS5413708A (en) | Code conversion system | |
JPS6439145A (en) | Circuit for switching data transfer timing | |
JPS5214321A (en) | Reference order decision circuit | |
TW259907B (en) | Digital ring oscillator | |
GB1523405A (en) | Pulse equaliser | |
JPS5282009A (en) | Line-sensor with change transfer unit | |
JPS57123748A (en) | Clock supply system |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
FG2A | Definitive protection |
Ref document number: 471207 Country of ref document: ES |