ES2078311T3 - Registro de datos vlsi programable por modos. - Google Patents

Registro de datos vlsi programable por modos.

Info

Publication number
ES2078311T3
ES2078311T3 ES90307213T ES90307213T ES2078311T3 ES 2078311 T3 ES2078311 T3 ES 2078311T3 ES 90307213 T ES90307213 T ES 90307213T ES 90307213 T ES90307213 T ES 90307213T ES 2078311 T3 ES2078311 T3 ES 2078311T3
Authority
ES
Spain
Prior art keywords
data
mode
stage
test
initialization
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
ES90307213T
Other languages
English (en)
Inventor
Edward T Lewis
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Raytheon Co
Original Assignee
Raytheon Co
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Raytheon Co filed Critical Raytheon Co
Application granted granted Critical
Publication of ES2078311T3 publication Critical patent/ES2078311T3/es
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/3181—Functional testing
    • G01R31/3183—Generation of test inputs, e.g. test vectors, patterns or sequences
    • G01R31/318335—Test pattern compression or decompression
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/3181—Functional testing
    • G01R31/3183—Generation of test inputs, e.g. test vectors, patterns or sequences
    • G01R31/318385—Random or pseudo-random test pattern
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/3181—Functional testing
    • G01R31/3185—Reconfiguring for testing, e.g. LSSD, partitioning
    • G01R31/318533—Reconfiguring for testing, e.g. LSSD, partitioning using scanning techniques, e.g. LSSD, Boundary Scan, JTAG
    • G01R31/318536—Scan chain arrangements, e.g. connections, test bus, analog signals
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/3181—Functional testing
    • G01R31/3185—Reconfiguring for testing, e.g. LSSD, partitioning
    • G01R31/318533—Reconfiguring for testing, e.g. LSSD, partitioning using scanning techniques, e.g. LSSD, Boundary Scan, JTAG
    • G01R31/318555—Control logic

Landscapes

  • Engineering & Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Test And Diagnosis Of Digital Computers (AREA)
  • Tests Of Electronic Circuits (AREA)

Abstract

PARA LA AUTOCOMPROBACION EN PASTILLA, UN PRIMER REGISTRO DE DATOS, (10) EJECUTA EL ALMACENAMIENTO O TRANSFERENCIA DE DATOS, FUNCIONA EN MODO DE EXPLORACION O GENERA NUMEROS SEUDOALEATORIOS (PRN) Y UN SEGUNDO REGISTRO DE DATOS (60) EJECUTA EL ALMACENAMIENTO O TRANSFERENCIA DE DATOS, FUNCIONA EN MODO DE EXPLORACION O EJECUTA ANALISIS DE FIRMAS. LA INICIALIZACION DE DATOS DE LOS REGISTROS OCURRE AUTOMATICAMENTE AL FUNCIONAR EN MODO DE PRUEBA. CADA ETAPA (50,..., 100,...) DE CADA REGISTRO INCLUYE UN CONTROLADOR DE MODO (33, 83) QUE EN EL MODO DE DATOS PASA DATOS DE UNA PUERTA (22, 72) DE TRANSMISION DE ENTRADA DE DATOS A UN BIESTABLE DE ALMACENAMIENTO (38, 90), O DATOS DE INICIALIZACION DESDE UNA PUERTA DE TRANSMISION DE INICIALIZACION (20, 70) AL COMIENZO DE UN MODO DE PRUEBA. ASI MISMO DURANTE EL MODO DE PRUEBA, LA SALIDA DE DATOS DE CADA ETAPA SE REALIMENTA A TRAVES DE PUERTAS O-EXCLUSIVO (40, 42, 90, 92) Y UNA PUERTA DE TRANSMISION (32, 82) A UNA PRIMERA DE LAS ETAPAS (ETAPA A). LOS MODOS DE DATOS Y PRUEBA SE SELECCIONAN MEDIANTE UNA SEÑAL DE HABILITACION DE PRUEBA APLICADA A TRAVES DE LA LOGICA DE ACONDICIONAMIENTO (12, 14, 16, 18, 24, 26; 62, 64, 66, 68, 74, 76) A CADA ETAPA
ES90307213T 1989-07-03 1990-07-02 Registro de datos vlsi programable por modos. Expired - Lifetime ES2078311T3 (es)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US37507689A 1989-07-03 1989-07-03

Publications (1)

Publication Number Publication Date
ES2078311T3 true ES2078311T3 (es) 1995-12-16

Family

ID=23479391

Family Applications (1)

Application Number Title Priority Date Filing Date
ES90307213T Expired - Lifetime ES2078311T3 (es) 1989-07-03 1990-07-02 Registro de datos vlsi programable por modos.

Country Status (4)

Country Link
EP (1) EP0407127B1 (es)
JP (1) JP3238393B2 (es)
DE (1) DE69022498T2 (es)
ES (1) ES2078311T3 (es)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP4716065B2 (ja) * 2000-06-21 2011-07-06 ミネベア株式会社 軸流送風機
CN102495356B (zh) * 2011-11-30 2014-11-05 福州大学 扫描链异步复位寄存器复位端口处理方法

Also Published As

Publication number Publication date
JPH0356876A (ja) 1991-03-12
EP0407127A3 (en) 1991-12-18
EP0407127B1 (en) 1995-09-20
DE69022498D1 (de) 1995-10-26
DE69022498T2 (de) 1996-05-02
JP3238393B2 (ja) 2001-12-10
EP0407127A2 (en) 1991-01-09

Similar Documents

Publication Publication Date Title
ES2130361T3 (es) Sistema basado sobre exploracion de contorno y metodo para comprobacion y diagnostico.
MY130839A (en) Test system emulator
IE880956L (en) A software verification apparatus
FI891078A (fi) Peptider och antikroppar, som inhiberar plateletadhesion.
ES2158024T3 (es) Analizador sintactico para un procesador de descompresion de video.
AU580362B2 (en) Improvements in or relating to integrated circuits
AU590110B2 (en) Method and apparatus for isolating faults in a digital logic circuit
ES2179949T3 (es) Aparato optico para realizar un inmunoensayo.
DE69329720T2 (de) Transparentes testen von integrierten schaltkreisen
ES2078311T3 (es) Registro de datos vlsi programable por modos.
ATE104840T1 (de) Diagnostisches hauttestgeraet.
US5991910A (en) Microcontroller having special mode enable detection circuitry and a method of operation therefore
FI901928A0 (fi) Foerfarande foer behandling av papper eller kartong foer att hoeja tjockleken av vattenaongar eller aromtjockleken samt papper eller kartong som behandlats enligt detta foerfarande.
EP0382972A3 (en) A system comprising a processor
ATE282210T1 (de) Prüfvorrichtung für eine integrierte schaltung
DE58908628D1 (de) Mittel für immunchemische Tests, carboxylgruppenhaltige Polymere enthaltend.
DE69022766D1 (de) Verfahren und Gerät zur Binärzählerprüfung.
AU7250681A (en) Detecting peroxidatively active substances
CA2100464A1 (en) Prescreening of prostate cancer by serum prostatic specific antigen
ES2147185T3 (es) Composicion de reactivo en dosis unitaria para ensayos por union especifica.
DE69423738T2 (de) Tetrahydroxychinon als eine aktivatorkomponente für den aktivierten partiellen thromboplastinzeit-test der blutgerinnung und als anzeiger von blutgerinnungsstörungen
Shanley et al. Systematic correlation and Evaluation of the EHPIC Hover Analysis
Sykes et al. Development of diagnostic expert systems using qualitative simulation.
CA2425483A1 (en) Assay method utilizing induced luminescence
SU1113918A1 (ru) Антигельминтное средство

Legal Events

Date Code Title Description
FG2A Definitive protection

Ref document number: 407127

Country of ref document: ES