ES2062112T3 - Procedimiento para la supervision de la capacidad de regulacion de un circuito regulador de fases. - Google Patents

Procedimiento para la supervision de la capacidad de regulacion de un circuito regulador de fases.

Info

Publication number
ES2062112T3
ES2062112T3 ES90100645T ES90100645T ES2062112T3 ES 2062112 T3 ES2062112 T3 ES 2062112T3 ES 90100645 T ES90100645 T ES 90100645T ES 90100645 T ES90100645 T ES 90100645T ES 2062112 T3 ES2062112 T3 ES 2062112T3
Authority
ES
Spain
Prior art keywords
phase
locked loop
control capability
supervision
procedure
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
ES90100645T
Other languages
English (en)
Inventor
Wolfram Dipl-Ing Ernst
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Siemens AG
Original Assignee
Siemens AG
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Siemens AG filed Critical Siemens AG
Application granted granted Critical
Publication of ES2062112T3 publication Critical patent/ES2062112T3/es
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08—Details of the phase-locked loop
    • H03L7/085—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal
    • H03L7/095—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal using a lock detector
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04J—MULTIPLEX COMMUNICATION
    • H04J3/00—Time-division multiplex systems
    • H04J3/02—Details
    • H04J3/06—Synchronising arrangements
    • H04J3/0635—Clock or time synchronisation in a network
    • H04J3/0685—Clock or time synchronisation in a node; Intranode synchronisation
    • H04J3/0691—Synchronisation in a TDM node
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04J—MULTIPLEX COMMUNICATION
    • H04J3/00—Time-division multiplex systems
    • H04J3/02—Details
    • H04J3/14—Monitoring arrangements

Landscapes

  • Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
  • Monitoring And Testing Of Exchanges (AREA)
  • Use Of Switch Circuits For Exchanges And Methods Of Control Of Multiplex Exchanges (AREA)

Abstract

EL TRANSCURSO DE TIEMPO PARA LA VALORACION DE LA CAPACIDAD DE REGULACION DE UN CIRCUITO DE REGULACION DE FASES ES HASTA AHORA DEMASIADO GRANDE, POR TANTO CADA SALTO DE FRECUENCIA GRANDE SE DEJA CERRADO EN LA ENTRADA DEL DISCRIMINADOR DE FASES. POR EL NUEVO PROCEDIMIENTO SE POSIBILITA INCLUSO EN GRANDES SALTOS DE FRECUENCIA CERRADOS, EL VALORAR EN POCO TIEMPO LA CAPACIDAD DE REGULACION DEL CIRCUITO DE REGULACION DE FASES. LA VARIACION DE LA DIFERENCIA DE FASES PROVOCADA POR UN SALTO DE FRECUENCIA SE RECONOCE MEDIANTE UNOS LIMITES GRADUADOS, DE MODO QUE INCLUSO CUANDO LA DIFERENCIA DE FASES ABSOLUTA PRODUCIDA, SOBREPASA EL VALOR DE LOS LIMITES DE ALARMA, YA NO CONDUCE AL DESPRENDIMIENTO DE UNA ALARMA SINCRONIZADA. LOS LIMITES DE ALARMA PUEDEN SITUARSE MUY ABAJO O VALORARSE LA CAPACIDAD DE REGULACION DEL CIRCUITO DE REGULACION DE FASES EN POCO TIEMPO.
ES90100645T 1989-01-31 1990-01-12 Procedimiento para la supervision de la capacidad de regulacion de un circuito regulador de fases. Expired - Lifetime ES2062112T3 (es)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
DE3902831 1989-01-31

Publications (1)

Publication Number Publication Date
ES2062112T3 true ES2062112T3 (es) 1994-12-16

Family

ID=6373146

Family Applications (1)

Application Number Title Priority Date Filing Date
ES90100645T Expired - Lifetime ES2062112T3 (es) 1989-01-31 1990-01-12 Procedimiento para la supervision de la capacidad de regulacion de un circuito regulador de fases.

Country Status (5)

Country Link
EP (1) EP0380946B1 (es)
JP (1) JPH0695707B2 (es)
AT (1) ATE111660T1 (es)
DE (1) DE59007092D1 (es)
ES (1) ES2062112T3 (es)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CA2054599C (en) * 1990-10-31 1996-02-20 Nozomu Watanabe Radio transceiver having pll synthesizer
FR2685990A1 (fr) * 1992-01-02 1993-07-09 Sgs Thomson Microelectronics Detecteur de verrouillage d'une boucle a verrouillage de phase.
FI97578C (fi) * 1994-10-14 1997-01-10 Nokia Telecommunications Oy Syntesoijan lukkiutumisen hälytyskytkentä
CN114165298B (zh) * 2021-11-25 2024-01-09 盛子测控科技(沈阳市)有限责任公司 倍频-分频联用实现转子叶片锁相跟踪定位的方法和装置

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS59179A (ja) * 1982-06-25 1984-01-05 アドロ−ド株式会社 粘土
US4499434A (en) * 1982-07-19 1985-02-12 Rockwell International Corporation PLL Phase error alarm related to associated receiver
US4787097A (en) * 1987-02-11 1988-11-22 International Business Machines Corporation NRZ phase-locked loop circuit with associated monitor and recovery circuitry

Also Published As

Publication number Publication date
EP0380946A2 (de) 1990-08-08
EP0380946B1 (de) 1994-09-14
JPH03196750A (ja) 1991-08-28
DE59007092D1 (de) 1994-10-20
EP0380946A3 (de) 1991-04-24
ATE111660T1 (de) 1994-09-15
JPH0695707B2 (ja) 1994-11-24

Similar Documents

Publication Publication Date Title
BE817332A (fr) Circuit d'entree haute frequence accordable destine a un recepteur de television
GB2290186A (en) Apparatus and method for controlling the loop bandwidth of a phase locked loop
SE9503702D0 (sv) Phase-looke loop
ES2062112T3 (es) Procedimiento para la supervision de la capacidad de regulacion de un circuito regulador de fases.
JPS5797751A (en) Circuit for adding artificial synchronizing signal
JPS57115076A (en) Synchronous detection type carrier regenerating circuit of medium velocity facsimile
JPS5336139A (en) Television receiver set
JPS5364854A (en) Capacity controlling method of turbo freezer
JPS5672541A (en) Step-out detection circuit
JPS57141137A (en) Phase synchronous oscillator
HU9300200D0 (en) Method for controlling quqlity of a thing or a state
JPS52114256A (en) Phase synchronization circuit
JPS5264577A (en) Oscillation preventing controller
JPS5346255A (en) Pll circuit
JPS56111342A (en) Detector for subsignal of am stereophinic modulated signal
JPS55138951A (en) Carrier wave regeneration device
JPS55147884A (en) Aft circuit of television receiver
JPS55104181A (en) Signal discrimination circuit
JPS57162841A (en) Digital pll circuit system
JPS5313401A (en) Demodulating system for angularly modulated signals reproduced from multi-channel disc
JPS5652972A (en) Automatic frequency control unit
JPS5366326A (en) Control circuit for automatic local oscillating frequency
JPS55115752A (en) Synchronizing system for digital radio communication
JPS55117338A (en) Phase synchronous circuit
JPS5797235A (en) Automatic frequency controlling circuit of phase locking system

Legal Events

Date Code Title Description
FG2A Definitive protection

Ref document number: 380946

Country of ref document: ES