EP3653025A1 - Fixation d'un cms sur une couche isolante avec un joint de brasure dans une cavité réalisée dans une couche isolante - Google Patents
Fixation d'un cms sur une couche isolante avec un joint de brasure dans une cavité réalisée dans une couche isolanteInfo
- Publication number
- EP3653025A1 EP3653025A1 EP18738344.3A EP18738344A EP3653025A1 EP 3653025 A1 EP3653025 A1 EP 3653025A1 EP 18738344 A EP18738344 A EP 18738344A EP 3653025 A1 EP3653025 A1 EP 3653025A1
- Authority
- EP
- European Patent Office
- Prior art keywords
- insulating layer
- cavity
- printed circuit
- screen
- axis
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Ceased
Links
Classifications
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B23—MACHINE TOOLS; METAL-WORKING NOT OTHERWISE PROVIDED FOR
- B23K—SOLDERING OR UNSOLDERING; WELDING; CLADDING OR PLATING BY SOLDERING OR WELDING; CUTTING BY APPLYING HEAT LOCALLY, e.g. FLAME CUTTING; WORKING BY LASER BEAM
- B23K3/00—Tools, devices or special appurtenances for soldering, e.g. brazing, or unsoldering, not specially adapted for particular methods
- B23K3/06—Solder feeding devices; Solder melting pans
- B23K3/0607—Solder feeding devices
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/30—Assembling printed circuits with electric components, e.g. with resistors
- H05K3/32—Assembling printed circuits with electric components, e.g. with resistors electrically connecting electric components or wires to printed circuits
- H05K3/34—Assembling printed circuits with electric components, e.g. with resistors electrically connecting electric components or wires to printed circuits by soldering
- H05K3/3452—Solder masks
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/30—Assembling printed circuits with electric components, e.g. with resistors
- H05K3/32—Assembling printed circuits with electric components, e.g. with resistors electrically connecting electric components or wires to printed circuits
- H05K3/34—Assembling printed circuits with electric components, e.g. with resistors electrically connecting electric components or wires to printed circuits by soldering
- H05K3/3465—Application of solder
- H05K3/3485—Application of solder paste, slurry or powder
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B23—MACHINE TOOLS; METAL-WORKING NOT OTHERWISE PROVIDED FOR
- B23K—SOLDERING OR UNSOLDERING; WELDING; CLADDING OR PLATING BY SOLDERING OR WELDING; CUTTING BY APPLYING HEAT LOCALLY, e.g. FLAME CUTTING; WORKING BY LASER BEAM
- B23K2101/00—Articles made by soldering, welding or cutting
- B23K2101/36—Electric or electronic devices
- B23K2101/40—Semiconductor devices
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
- H05K2203/04—Soldering or other types of metallurgic bonding
- H05K2203/043—Reflowing of solder coated conductors, not during connection of components, e.g. reflowing solder paste
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
- H05K2203/05—Patterning and lithography; Masks; Details of resist
- H05K2203/0562—Details of resist
- H05K2203/0568—Resist used for applying paste, ink or powder
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
- H05K2203/05—Patterning and lithography; Masks; Details of resist
- H05K2203/0562—Details of resist
- H05K2203/0577—Double layer of resist having the same pattern
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/10—Apparatus or processes for manufacturing printed circuits in which conductive material is applied to the insulating support in such a manner as to form the desired conductive pattern
- H05K3/12—Apparatus or processes for manufacturing printed circuits in which conductive material is applied to the insulating support in such a manner as to form the desired conductive pattern using thick film techniques, e.g. printing techniques to apply the conductive material or similar techniques for applying conductive paste or ink patterns
- H05K3/1216—Apparatus or processes for manufacturing printed circuits in which conductive material is applied to the insulating support in such a manner as to form the desired conductive pattern using thick film techniques, e.g. printing techniques to apply the conductive material or similar techniques for applying conductive paste or ink patterns by screen printing or stencil printing
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/30—Assembling printed circuits with electric components, e.g. with resistors
- H05K3/32—Assembling printed circuits with electric components, e.g. with resistors electrically connecting electric components or wires to printed circuits
- H05K3/34—Assembling printed circuits with electric components, e.g. with resistors electrically connecting electric components or wires to printed circuits by soldering
- H05K3/341—Surface mounted components
- H05K3/3431—Leadless components
- H05K3/3442—Leadless components having edge contacts, e.g. leadless chip capacitors, chip carriers
Definitions
- the invention relates to the field of electronic cards, particularly in the field of aeronautics and space, and more specifically the attachment of surface-mounted components on printed circuits.
- an electronic card may comprise surface-mounted components (SMD), that is to say electronic components soldered directly to the surface of the printed circuit of an electronic card.
- SMD surface-mounted components
- CMS are brazed on the surface either by reflow soldering (English) or wave ("solder wave” in English).
- the naked printed circuit is first screen printed by covering the conductive layers of the printed circuit (generally made of copper) with a solder cream using a screen printing screen (or stencil) so that only the locations intended to receive the terminations of the components are covered by the soldering cream.
- the solder cream comprises, in a manner known per se, a metal alloy suspended in a soldering flux.
- CMS component terminations
- the standoff therefore corresponds to the alloy height interfacing between the CMS and the copper layer.
- the CMS and the surface on which it is brazed dilate differently, causing relative displacements especially in the plane of the surface (X, Y).
- the larger the standoff the more flexible the solder joint is.
- the size (width) of the orifices in the screen printing screen may for example be increased, so that during the reflow step, the height of the solder joint is increased by coalescence effect: the thickness of the solder joint is greater than the equivalent thickness of the alloy obtained after reflow with smaller holes in the screen-printing screen, since the metal alloy can not spread beyond the layers of the printed circuit by effect wettability in its liquid phase (liquidus) during remelting.
- This method actually increases the standoff.
- this is limited by the volume of solder cream that can be introduced into the screen openings for release and coalescence limit of the solder cream without generating micro balls.
- the height of solder cream deposited on the printed circuit for brazing several CMS is substantially the same for each CMS, since it is deposited by screen printing using a screen.
- screens having a variable thickness in order to locally increase the height of the orifices of the screen, and therefore the quantity of solder cream filed.
- these variable thicknesses often involve screen printing problems for the adjacent CMS (solder paste height in the adjacent holes unsatisfactory) and makes it difficult to optimize the implementation of the CMS in the electronic card.
- the deposition of the brazing cream by screen printing limits the implantation density of the electronic components on the printed circuit and / or the type of component that can be used, in particular in the case of fine-pitch components.
- the size of the windows of the screen printing screen is limited by the following condition so that the screen can be demolded without damaging the soldering cream which has been deposited: the ratio between the surface of the window (in the plane of the screen, which is parallel to the plane (X, Y)) and the area of the inner walls of the window (which extend perpendicular to the plane of the screen) must be greater than or equal to 0.66.
- An object of the invention is therefore to propose a new method of fixing a surface-mounted component on a printed circuit which makes it possible to increase the lifetime of the component by increasing the associated standoff, which is otherwise easy to achieve and moderate cost regardless of the density of implantation of the components on the printed circuit and / or the type of component (and in particular the fine-pitch components), without affecting the assembly efficiency of the electronic card.
- the invention proposes a method for fixing an electronic component on a printed circuit, said printed circuit comprising a connection face comprising at least one conductive layer and defining a Z axis, said Z axis being normal to the connection face, the fixing method comprising the following steps:
- an insulating layer comprising an electrically insulating material on the connection face of the printed circuit, the insulating layer having a minimum thickness determined along the Z axis,
- the minimum thickness of the insulating layer is such that the depth of the cavity is at least 100 m.
- the electrically insulating material of the insulating layer has a first coefficient of thermal expansion along the Z axis
- the metal alloy has a second coefficient of thermal expansion along the Z axis, and in which the first coefficient of thermal expansion is more large than the second coefficient of thermal expansion
- the steps for applying the insulating layer and for forming the cavity are carried out by surface photolithography
- the cavity is made using at least one of the following techniques: laser drilling of the insulating layer, mechanical cutting of the insulating layer, chemical etching of the insulating layer.
- the insulating layer is attached and fixed on the connection face, and in which the cavity is formed by cutting or piercing before or after the fixing of the insulating layer on the connection face,
- the insulating layer is formed by a printed circuit
- the method further comprises, prior to the step of filling the cavity, a metallization step of the conductive pad 12,
- the cavity is filled by screen printing, with or without screen printing,
- the cavity has a surface in a plane normal to the Z axis, said cavity being filled by serigraphy with screen printing screen, said screen printing screen having a window having a surface in the plane normal to the Z axis, the surface of the window being at least equal to the surface of the cavity, and / or
- the heat treatment comprises a reflow of the metal alloy.
- Figures 1 to 1 g illustrate steps of an exemplary embodiment of a fixing method according to the invention.
- FIG. 2 illustrates an alternative embodiment of cavities formed in an insulating layer applied to a conductive layer of a printed circuit.
- FIG. 3 illustrates an alternative embodiment of the step of filling the cavity.
- FIG. 4 is a flowchart illustrating an example of the steps of fixing an electronic component on a printed circuit according to one embodiment of the invention.
- An electronic card 1 comprises a printed circuit 10, comprising a connection face 14 comprising at least one conductive layer 12, and at least one surface-mounted component (CMS 2), preferably several CMS 2, brazed to the connection 1.
- CMS 2 surface-mounted component
- connection face 14 is substantially flat and defines a plane (X; Y), normal to a Z axis.
- the CMS 2 is set according to the following steps:
- step S1 applying an insulating layer 20 (step S1) comprising an electrically insulating material on the connection face 14 of the printed circuit board 10,
- step S2 forming a cavity 22 (step S2) in the insulating layer 20 above the conductive layer 12 so that at least a portion of the conductive layer 12 is at least partially uncovered
- step S3 filling the cavity 22 (step S3) with a metal alloy 4 accompanied by a soldering flux 5,
- step S4 placing the component 2 above the cavity 22 (step S4),
- step S5 applying a heat treatment (step S5) to the printed circuit board 10 on which the component is placed in order to transform the metal alloy 4 accompanied by the brazing flux 5 into a solder joint 6 so as to fix the component to the printed circuit 10.
- the insulating layer 20 has a minimum thickness
- the minimum thickness E of the insulating layer 20 is then determined so that the depth p of the cavity 22 is at least equal to 100 m.
- the thickness E and the depth p can be substantially constant. Thanks to the presence of the insulating layer 20, it is thus possible to obtain a higher standoff H than in the prior art insofar as the standoff H obtained is at least equal to the depth p of the cavity 22, after heat treatment. Moreover, the minimum depth p of the cavity 22 in the insulating layer 20 makes it possible to increase the service life of the solder joint 6 sufficiently.
- steps S3 and S4 are not limiting.
- the CMS 2 can be placed above the cavity 22 before it is filled, especially when the component is soldered to the wave.
- the coefficient of thermal expansion (“coefficient of thermal expansion” in English) along the Z axis of the material of the insulating layer 20 is greater than the coefficient of thermal expansion along the Z axis of the metal alloy 4 so that, following the heat treatment S5, after the solidification of the metal alloy 4, the insulating layer 20 undergoes a greater shrinkage than the solder joint 6 (see Fig. 1 g).
- the CMS 2 is therefore no longer supported by the solder joint 6 and a gap e is created between the underside of the CMS 2 and the free face of the insulating layer 20, thus eliminating the risk of contact between these two parts despite any Z-shaped differential expansion of the CMS 2 and the insulating layer 20.
- the height H of the solder joint 6 depends on the thickness E of the insulating layer 20 (here, the height H and the thickness E are Z-axis) and its coefficient of expansion in Z. Therefore, it is possible to obtain an even higher standoff and a larger amount of metal alloy 4 in the cavity 22, which allows to further improve the life of the component and the strength of the solder joint 6.
- the temperature of use of the electronic cards 1 is necessarily lower than the melting temperature of the alloy 4, so that the CMS 2 remains at all times at a distance from the insulating layer 20.
- the thickness E of the insulating layer 20 is chosen so as to be sufficiently large to guarantee a high standoff, even when the coefficient of thermal expansion along the Z axis of the material of the insulating layer 20 is not greater than that of the metal alloy 4, without penalizing the size and mass of the electronic card 1.
- the insulating layer 20 may have a thickness E defined so that the depth p (dimension along the Z axis) of the cavity 22, which corresponds to the distance between the exposed face of the conductive layer 12 and the outer face of the insulating layer 20, at least equal to 100 m.
- a conductive layer 12 generally has a thickness of about 17.5 m to 35 m and can then be recharged during a metallization step, which further increases its thickness by about 20 Mm, one then obtains a thickness E of the insulating layer at least equal to a hundred micrometers. This thickness E can reach more than 300 Mm depending on the desired life (the thicker the layer, the better the life).
- the insulating layer 20 may cover all or part of the connection face 14 of the printed circuit 10. In one embodiment, the insulating layer 20 covers the entire connection face 14.
- the filling step S3 can be carried out for example by filling the cavity with a solder cream 3 comprising a metal alloy 4 suspended in a solder flux 5.
- the CMS 2 is then placed on the solder cream 3, above the insulating layer 20.
- the step S3 can be performed by a supply through a bath of molten alloy, in which case the CMS 2 is placed on a point glue (step S4) before passing the printed circuit through the molten alloy bath.
- the invention will be described in the case where the printed circuit 10 is single layer (thus comprising a single face of connection 14, a conductive layer 12 and an insulative layer 16 which may be epoxy and glass fibers) and that two cavities 22 are formed. Moreover, the filling of the cavity S3 is carried out by introducing a solder cream 3 comprising a metal alloy 4 in suspension in a soldering flux 5. This is however not limiting, the number of cavities 22 made on the printed circuit 10 depending on the number and type of CMS to be fixed on its connection face 14 in order to produce the electronic card 1. Moreover, the two faces of the printed circuit 10 could serve as connection face 14, the electronic card 1 being able to include CMS on each of said faces.
- the method S may further comprise, before the step S3 of filling the cavity 22, a metallization step S6 of the conductive pad 12 in order to facilitate the brazing of the step S5.
- the heat treatment S5 may especially comprise a remelting
- preheat in English
- the temperature is gradually increased to about 170 ° C and maintained for at least a minute and a half to several minutes (depending on the flow used) to allow evaporation of the volatile portions of the solder stream 5 and temperature homogeneity of all components before the reflow phase.
- the insulating layer 20 expands.
- the temperature is again increased until a critical temperature is reached, generally 20 to 50 ° C above the melting temperature of the melting point. alloy of the metal alloy 4 used.
- the metal alloy 4 contains in the solder cream 3 (for example about 180 ° C. when the metal alloy 4 comprises a tin / lead alloy 63/37, of the order of 217 ° C in the case of a metal alloy 4 tin / silver / copper 95.6 / 3.0 / 0.5 and of the order of 221 ° C in the case of a metal alloy 4 tin / silver 96.5 / 3.5), l metal alloy 4 bottom.
- the insulating layer 20 continues to expand, further lifting the CMS 2 relative to the connection face 14. It will be noted that at any time, the metal alloy 4 which is liquid remains in contact with the terminations of the CMS 2 and the conductive layer 12 under the effect of the wettability.
- the increase in temperature during the reflow step is fast and in any case faster than the temperature rise step to prevent the CMS 2 undergoes long high temperatures.
- the printed circuit 10 may also be maintained at the critical temperature above the melting temperature of the alloy for a period which may be between twenty and ninety seconds, depending on the thermal mass of the components to be assembled. This time above the melting temperature of the alloy allows the creation of intermetallics that will maintain the components between the metal alloy 4 and the parts to be assembled.
- the circuit board 10 is rapidly cooled to room temperature.
- the temperature returns to the melting point and becomes lower than the melting temperature of the metal alloy 4, the latter solidifies, thus forming the solder joint 6.
- the layer 20 then guarantees a minimum height H of the component.
- the coefficient of thermal expansion in Z of the insulating layer 20 is greater than that of the metal alloy 4, the insulating layer 20 undergoes a narrowing which is greater than that of the metal alloy 4, thus creating the space e between the lower face of the CMS 2 and the free face of the insulating layer 20.
- the coefficient of thermal expansion in Z of the insulating material the insulating layer 20 is not larger than that of the metal alloy 4, the lower face of the CMS 2 rests on the insulating layer 20.
- brazing flux 5 gradually evaporates during the temperature rise step (and preheating / drying), leaving only the metal alloy 4 on the conductive layer 12.
- the solder joint 6 does not include so that the metal alloy 4.
- the reflow heat treatment is well known in the technical field of CMS 2 soldering, so it is not necessary to detail it further here. Moreover, the temperatures, slopes and durations of the different stages of the heat treatment S5 are given here by way of example and of course depend on the solder cream 3 used. A person skilled in the art will therefore be able to adapt them without difficulty depending on the type of metal alloy 4 and brazing flux used.
- the insulating layer 20 may in particular comprise any electrically insulating material. If necessary, the material constituting the insulating layer 20 may be heat-conducting. Moreover, according to the thermal and vibratory environment and in order to further increase the life of the printed circuit 10, the material of the insulating layer 20 may, as we have seen above, be chosen so as to present a coefficient of thermal expansion in Z greater than that of the metal alloy 4.
- the insulating layer 20 may comprise at least one of the following materials: glass fibers, epoxy resin, polyimide, polyester, polymer, teflon.
- the process of the invention S makes it possible to use any type of solder cream 3, and in particular lead-free solder creams, thus making it possible to comply with current standards and in particular the European directive RoHS n ° 2002/95 / EC - ban on lead, hexavalent chromium, mercury, cadmium, polybromobiphenyl and decabromodiphenyl ethers.
- the metal alloy 4 of the solder cream 3 may comprise one of the following compositions, which are most commonly used: tin / lead 63/37 or 10/90 or 90/10, tin / lead / silver 62/36/2, for products exempted from the Rohs Directive or tin / silver alloys 96.5 / 3.5., Tin / Silver / Copper 96.5 / 3.8 / 0.7 or 96.6 / 3.0 / 0.5 or 98.5 / 1 .0 / 0.5. This technique is suitable for all types of alloys (including bismuth, antimony, etc.)
- the brazing flux 5 depends on the type of metal alloy 4 suspended in the solder cream 3 and the assembly process with or without cleaning.
- Brazing flux 5 generally comprises a resin (typically a natural resin, modified or synthetic), activating agents and additives to optimize the screen printing and remelting.
- the role of the brazing flux 5 is to ensure the stripping of the conductive layers 12 (using the activators), to protect them during the temperature rise steps and to play a surfactant role to promote the wetting of the metal alloy 4.
- solder stream may comprise rosin.
- the insulating layer 20 may be applied by any means on the connection face 14.
- the insulating layer 20 may be applied by surface photolithography.
- the cavities 22 can also be formed by surface photolithography (see FIG. 2).
- a photosensitive resin intended to form the insulating layer 20 is applied to the connection face 14 in the form of a film.
- the resin may be a negative resin (ultraviolet radiation causing a polymerization of the exposed areas thus conferring on these zones a particular resistance to the developing solvent while the non-insolated parts disappear selectively in this solvent) or positive (the ultraviolet radiation causes a rupture macromolecules, resulting in increased solubility of the exposed areas in the developing solvent).
- the resin may in particular comprise an epoxy resin.
- a mask is applied to the resin film.
- the mask includes transparent areas and opaque areas to form the cavities 22 and the insulating layer 20.
- the resin film is exposed to a light radiation: in the case of a positive resin (typically the epoxy resin), the parts of the film present under the transparent zones will then react to this luminous radiation and solubilize, while the parts under the opaque areas will be protected. Conversely, in the case of a negative resin, the cavities 22 are formed under the opaque areas of the film.
- a positive resin typically the epoxy resin
- the parts of the film present under the transparent zones will then react to this luminous radiation and solubilize, while the parts under the opaque areas will be protected.
- the cavities 22 are formed under the opaque areas of the film.
- solubilized parts are then removed with the aid of a developing solvent, which makes it possible to obtain the insulating layer 20 in which the cavities 22 are formed.
- the insulating layer 20 may be attached and fixed on the connection face 14, for example by lamination or gluing with the aid of an adhesive layer (see FIGS. 1 a and 1 b).
- the adhesive layer may comprise any type of adhesive material conventionally used in the field of printed circuits in order to adhere layers together, typically an epoxy adhesive.
- the cavities 22 can then be preformed in the insulating layer 20 before it is placed on the connection face 14, or after its attachment (as in Figure 1 c for example).
- the cavities 22 can be formed by cutting the insulating layer 20.
- the cutting can be performed mechanically (using a cutting tool such as mechanical milling or mechanical drilling or laser drilling before laying on the face 14 ). In the case of laying on the face Before the cavities are made, the cutting can be carried out chemically on photoimageable dry or liquid films or by mechanical milling or mechanical drilling or by laser drilling.
- the realization by laser drilling can be feasible only from the moment when the surface (in the plane (X, Y)) at the bottom of the cavity 22 is smaller than the conductive layer 12 of copper so that the layer of copper extends beyond the bottom of the cavity 22 to allow the action of the CO2 laser to be stopped in depth on the copper.
- the laser may be of the gas laser (carbon dioxide) type.
- the parameters chosen for the laser can then be similar to those usually used for making laser vias.
- the laser piercing technique of the insulating layer 20 makes it possible to form cavities 22 with great precision.
- dimensional tolerance is of the order of
- the insulating layer 20 comprises a printed circuit
- it can be attached and fixed on the connection face 14 by soldering or gluing.
- the cavities 22 are then made in the printed circuit of the insulating layer.
- the printed circuit forming the insulating layer 20 can then extend over all or part of the connection face 14. Alternatively, it can extend only locally, under the CMS. This embodiment is particularly interesting in the case where the CMS comprises legs of gull wings, whose assembly tends to break.
- the insulating layer 20 may be attached to the connection face 14 after the underlying layers of the printed circuit 10 have been made.
- the printed circuit 10 is therefore provided in a completed form (in the case of FIGS. ).
- the insulating layer 20 may be attached during the stacking of the printed circuit 10 on the connection face 14 of the printed circuit 10 when its stacking, before it is rolled.
- a printed circuit 10 is generally made by stacking and compression in temperature according to the following steps:
- a double-sided printed circuit that is to say comprising an insulating layer 16 and two conductive layers 12 on either side of the insulating layer
- the additional insulating layers may for example comprise epoxy and glass fibers
- the insulating layer 20 is thus fixed before the compression step of the assembly (that is to say during stacking), by gluing or lamination on the connection face 14.
- the printed circuit 10 may be of the single-layer type (also called single-layer: the printed circuit comprises only one conductive layer 12), double layer (also called double-sided: one conductive layer 12 on either side of an insulating layer 16) or multilayer (at least four conductive layers 12).
- the printed circuit has, for example, four conductive layers 12.
- the connection face 14 of this printed circuit comprises a conductive layer 12, on which two cavities 22 are formed in order to fix a CMS.
- the printed circuit 10 also comprises a via via 18. This is however not limiting, the printed circuit 10 may comprise a greater or lesser number of conductive layers 12 as we have just seen, a larger number of cavities on its connection face 14 and a different number (which may be equal to zero) via via or non-through.
- the cavities 22 may be filled (step S3) by any suitable means.
- the cavities 22 may be filled according to any one of the following methods, given here in a non-limiting manner:
- the cavities 22 may be filled by serigraphy of a solder paste 3 comprising the metal alloy 4 accompanied by a brazing flux 5, with or without a screen 30.
- the cavities 22 can be filled using, in a manner known per se, a screen 30 (or stencil).
- a screen 30 in which two windows 34 have been formed is placed on the insulating layer 20.
- the screen 30 is positioned so that the windows 34 are opposite the cavities 22 to complete.
- the screen 30 may comprise a different number of windows 34 if a different number of cavities 22 must be filled in the insulating layer 20.
- the dimensions of the windows 34 are substantially equal to the dimensions of the cavities 22 associated to fill to optimize the filling cavities 22. Preferably the dimensional accuracy for the realization of the windows 34 is of the order of thirty micrometers.
- the windows 34 may be slightly larger than the cavities 22 to ensure a good filling thereof and increase the amount of solder cream 3 deposited ( Figure 2).
- solder cream 3 is deposited on the screen 30 and then forced into the windows 34 and into the cavities 22 using a squeegee 32.
- the squeegee 32 may comprise a metal sheet, which is inclined at an angle that may be between 45 ° and 60 ° to better push the solder cream 3 in the cavities 22.
- the screen 30 can be demolded, so as to leave the solder cream in the cavities 22 (the thickness of the solder cream 3 deposited being greater than the thickness E of the layer insulating 20, due to the presence of the screen).
- the cavities 22 can be filled by screen printing without using a screen 30.
- the squeegee 32 can be applied directly to the insulating layer 20, which then serves as a screen 30 (see FIG. 3).
- the squeegee 32 reaches the cavities 22, it then forces the solder cream 3 into the cavities 22 in a manner similar to what is usually done with a screen 30.
- a polymer scraper In order to avoid the presence of solder cream on the top of the layer 20, it is preferable to use a polymer scraper. The remaining few alloy balls can be removed by washing after step S5 of the heat treatment. After filling the cavities 22, the insulating layer 20 is not removed from the mold so that it can play the role of supporting the CMS 2 and maintaining the solder cream 3 during the heat treatment.
- This embodiment without a screen 30 thus makes it possible to reduce the manufacturing costs of the electronic card 1 in that it is no longer necessary to make a screen 30 for screen printing and to use equipment requiring a high degree of precision (more screen to be positioned face to face with the circuit board 10).
- the step S4 for filling the cavities 22 is further facilitated since it is no longer necessary to accurately position a screen 30 on the insulating layer 20.
- each cavity 22 reveals at least a portion of the conductive layer 12 opposite.
- each cavity 22 can be sized so as to cover and overflow the conductive layer 12.
- the definition of the dimensions of the cavities depends on the CMS components to be assembled.
- the cavities 22 may be of the order of 0.5 mm * 1 mm; for enclosures of size 1206: 1 mm * 2 mm; for housings of size 2010: 1 .5 mm * 4.5 mm.
- the width of the cavity 22 may be for example of the order of 0.3mm.
- the surface of the bottom of the cavity 22 is therefore larger than the surface that it exposes the conductive layer 12. This is not however limiting, the cavities 22 can be dimensioned so as not to overflow the conductive layer 12 .
- the size of a window 34 of a screen printing screen 30 is limited by the ratio between the surface of the window 34 (in the plane of the screen 30, which is parallel to the plane (X, Y)) and the surface of the inner walls of the window 34 (which extend perpendicularly to the plane of the screen 30), which must be greater than or equal to 0.66.
- window 34 which prevented the implantation of CMS 2 with fine pitch or limited the density of CMS 2 implantable on the printed circuit 10.
- connection face 14 thus makes it possible, quite advantageously, to lift this limitation insofar as it becomes possible to drastically increase the height of solder cream 3 applied to the circuit printed 10 without changing the thickness of the screen 30 screen. It suffices to increase as much as necessary the thickness E of the insulating layer 20 and to make a window 34 having a surface adapted to the surface of the associated cavity 22, its thickness being dictated by the ratio above so that it remains higher than 0.66.
- the invention makes it possible to overcome the difficulties in demolding the screen printing screen 30, when such a screen 30 is used and makes possible the implantation of CMS 2 with fine pitch and / or a high density of CMS. 2 on the electronic card 1.
- a screen 30 having a thickness of the order of 50 m to 100 m with possible local thicknesses of 100 m to 300 Mm in case of need.
- the suppression of the screen printing screen 30, enabled by the presence of the insulating layer 20 also makes it possible to implant thin-pitched CMS on the printed circuit and / or to increase the density of CMS on the connection face 14, since this method of filling the cavities 22 does not require demolding a screen 30.
Landscapes
- Engineering & Computer Science (AREA)
- Manufacturing & Machinery (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Mechanical Engineering (AREA)
- Electric Connection Of Electric Components To Printed Circuits (AREA)
- Laminated Bodies (AREA)
Abstract
Description
Claims
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| FR1756700A FR3069128B1 (fr) | 2017-07-13 | 2017-07-13 | Fixation d'un cms sur une couche isolante avec un joint de brasure dans une cavite realisee dans une couche isolante |
| PCT/EP2018/069149 WO2019012136A1 (fr) | 2017-07-13 | 2018-07-13 | Fixation d'un cms sur une couche isolante avec un joint de brasure dans une cavité réalisée dans une couche isolante |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| EP3653025A1 true EP3653025A1 (fr) | 2020-05-20 |
Family
ID=60080971
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| EP18738344.3A Ceased EP3653025A1 (fr) | 2017-07-13 | 2018-07-13 | Fixation d'un cms sur une couche isolante avec un joint de brasure dans une cavité réalisée dans une couche isolante |
Country Status (6)
| Country | Link |
|---|---|
| US (1) | US10959338B2 (fr) |
| EP (1) | EP3653025A1 (fr) |
| CN (1) | CN111034375B (fr) |
| FR (1) | FR3069128B1 (fr) |
| IL (1) | IL271985B (fr) |
| WO (1) | WO2019012136A1 (fr) |
Families Citing this family (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| FR3093271B1 (fr) | 2019-02-25 | 2021-11-05 | Safran Electronics & Defense | Carte électronique comprenant des composants dans des cavités et des plages de brasage partagées |
| FR3093270B1 (fr) | 2019-02-25 | 2021-11-05 | Safran Electronics & Defense | Superposition de composants électroniques avec insertion dans des cavités |
| FR3114215B1 (fr) | 2020-09-15 | 2023-05-26 | Safran Electronics & Defense | Carte électronique comprenant des composants enterrés dans des cavités |
| FR3114214B1 (fr) | 2020-09-15 | 2023-03-24 | Safran Electronics & Defense | Carte électronique comprenant des composants enterrés dans des cavités |
| FR3117303B1 (fr) | 2020-12-09 | 2023-01-06 | Safran Electronics & Defense | Réduction des zones de contraintes dans les joints brasés d’une carte électronique |
| FR3160852A1 (fr) | 2024-03-26 | 2025-10-03 | Safran Electronics & Defense | Carte électronique comprenant des joints de brasage à durée de vie améliorée |
Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5315070A (en) * | 1991-12-02 | 1994-05-24 | Siemens Aktiengesellschaft | Printed wiring board to which solder has been applied |
| JPH10135614A (ja) * | 1996-10-31 | 1998-05-22 | Sony Corp | 電子部品の実装方法 |
Family Cites Families (12)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| DE4243356A1 (de) * | 1992-12-21 | 1994-06-23 | Siemens Ag | Bestückungsverfahren für eine Leiterplatte |
| JPH11204928A (ja) * | 1998-01-07 | 1999-07-30 | Nec Corp | 半田ペースト塗布方法および回路基板 |
| US20020046627A1 (en) * | 1998-06-10 | 2002-04-25 | Hitoshi Amita | Solder powder, flux, solder paste, soldering method, soldered circuit board, and soldered joint product |
| JP3461172B2 (ja) * | 2001-07-05 | 2003-10-27 | 日東電工株式会社 | 多層配線回路基板の製造方法 |
| JP4997105B2 (ja) * | 2005-05-23 | 2012-08-08 | イビデン株式会社 | プリント配線板およびその製造方法 |
| CN101854771A (zh) * | 2005-06-30 | 2010-10-06 | 揖斐电株式会社 | 印刷线路板 |
| US20070145104A1 (en) * | 2005-12-28 | 2007-06-28 | Mengzhi Pang | System and method for advanced solder bumping using a disposable mask |
| DE102007033288A1 (de) * | 2007-07-17 | 2009-01-22 | Siemens Ag | Elektronisches Bauelement und Vorrichtung mit hoher Isolationsfestigkeit sowie Verfahren zu deren Herstellung |
| KR101097812B1 (ko) * | 2009-09-30 | 2011-12-23 | 엘지이노텍 주식회사 | 파인 피치 구조를 갖는 인쇄회로기판 및 이의 제조 방법 |
| JP2016122802A (ja) * | 2014-12-25 | 2016-07-07 | ルネサスエレクトロニクス株式会社 | 半導体装置 |
| JP6470320B2 (ja) * | 2015-02-04 | 2019-02-13 | オリンパス株式会社 | 半導体装置 |
| JP6534122B2 (ja) * | 2015-12-28 | 2019-06-26 | パナソニックIpマネジメント株式会社 | 樹脂フラックスはんだペースト及び実装構造体 |
-
2017
- 2017-07-13 FR FR1756700A patent/FR3069128B1/fr active Active
-
2018
- 2018-07-13 WO PCT/EP2018/069149 patent/WO2019012136A1/fr not_active Ceased
- 2018-07-13 US US16/630,268 patent/US10959338B2/en active Active
- 2018-07-13 CN CN201880055711.5A patent/CN111034375B/zh active Active
- 2018-07-13 EP EP18738344.3A patent/EP3653025A1/fr not_active Ceased
- 2018-07-13 IL IL271985A patent/IL271985B/en unknown
Patent Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5315070A (en) * | 1991-12-02 | 1994-05-24 | Siemens Aktiengesellschaft | Printed wiring board to which solder has been applied |
| JPH10135614A (ja) * | 1996-10-31 | 1998-05-22 | Sony Corp | 電子部品の実装方法 |
Non-Patent Citations (3)
| Title |
|---|
| DR THOMAS SIEWERT ET AL: "Database for Solder Properties with Emphasis on New Lead-free Solders Properties of Lead-Free Solders Release 4.0", 11 February 2002 (2002-02-11), XP055109187, Retrieved from the Internet <URL:http://www.msed.nist.gov/solder/NIST_LeadfreeSolder_v4.pdf> [retrieved on 20140320] * |
| MANGROLI ALEX ET AL: "Optimising thermal and mechanical performance in PCBs", GLOBAL SMT & PACKAGING, 17 December 2007 (2007-12-17), XP055805488, Retrieved from the Internet <URL:www.globalsmt.net> * |
| See also references of WO2019012136A1 * |
Also Published As
| Publication number | Publication date |
|---|---|
| WO2019012136A1 (fr) | 2019-01-17 |
| US20200214142A1 (en) | 2020-07-02 |
| FR3069128B1 (fr) | 2020-06-26 |
| US10959338B2 (en) | 2021-03-23 |
| IL271985A (en) | 2020-02-27 |
| CN111034375B (zh) | 2020-12-01 |
| FR3069128A1 (fr) | 2019-01-18 |
| IL271985B (en) | 2022-07-01 |
| CN111034375A (zh) | 2020-04-17 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| EP3653025A1 (fr) | Fixation d'un cms sur une couche isolante avec un joint de brasure dans une cavité réalisée dans une couche isolante | |
| FR3069127B1 (fr) | Carte electronique comprenant des cms brases sur des plages de brasage enterrees | |
| FR2742687A1 (fr) | Procede de fourniture de soudure, appareil de fourniture de soudure et procede de soudage | |
| EP3729917B1 (fr) | Suppression des zones de forte contrainte dans les assemblages électroniques | |
| EP0188838A1 (fr) | Boîtier pour composant électronique | |
| JP2002094242A (ja) | プリント多層基板の層間接続用材料およびこれを用いたプリント多層基板の製造方法 | |
| EP3932152B1 (fr) | Carte électronique comprenant des composants dans des cavités et des plages de brasage partagées | |
| JPS63273398A (ja) | プリント基板のリフロ−はんだ付け方法 | |
| JP2016219769A (ja) | 接合構造体の製造方法 | |
| WO2025202579A1 (fr) | Procédé de fixation d'un composant sur une carte électronique, carte électronique et procédé de réparation | |
| US12089343B2 (en) | Methods for printing a conductive pillar with high precision | |
| JP4661050B2 (ja) | 圧電発振器 | |
| FR3114214A1 (fr) | Carte électronique comprenant des composants enterrés dans des cavités | |
| FR2789225A1 (fr) | Circuit integre de type montable en surface | |
| JP6225193B2 (ja) | 電子部品実装体の製造方法 | |
| JP2006245190A (ja) | 半田バンプの形成方法 | |
| WO2002007208A1 (fr) | Procede de fabrication de circuit integre de type montable en surface et circuit issu du procede | |
| FR3138594A1 (fr) | Procédé d’assemblage d’un composant électronique dans un circuit imprimé, procédé de fabrication d’un circuit imprimé multicouche et circuit imprimé obtenu par ce procédé | |
| FR3117303A1 (fr) | Réduction des zones de contraintes dans les joints brasés d’une carte électronique | |
| JP2011018727A (ja) | 回路配線基板及びその製造方法 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: UNKNOWN |
|
| STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: THE INTERNATIONAL PUBLICATION HAS BEEN MADE |
|
| PUAI | Public reference made under article 153(3) epc to a published international application that has entered the european phase |
Free format text: ORIGINAL CODE: 0009012 |
|
| STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: REQUEST FOR EXAMINATION WAS MADE |
|
| 17P | Request for examination filed |
Effective date: 20200212 |
|
| AK | Designated contracting states |
Kind code of ref document: A1 Designated state(s): AL AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MK MT NL NO PL PT RO RS SE SI SK SM TR |
|
| AX | Request for extension of the european patent |
Extension state: BA ME |
|
| DAV | Request for validation of the european patent (deleted) | ||
| DAX | Request for extension of the european patent (deleted) | ||
| STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: EXAMINATION IS IN PROGRESS |
|
| 17Q | First examination report despatched |
Effective date: 20201214 |
|
| REG | Reference to a national code |
Ref country code: DE Ref legal event code: R003 |
|
| STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: THE APPLICATION HAS BEEN REFUSED |
|
| 18R | Application refused |
Effective date: 20220408 |