EP3472827B1 - Procédé de fonctionnement d'un circuit de commande - Google Patents

Procédé de fonctionnement d'un circuit de commande Download PDF

Info

Publication number
EP3472827B1
EP3472827B1 EP17792147.5A EP17792147A EP3472827B1 EP 3472827 B1 EP3472827 B1 EP 3472827B1 EP 17792147 A EP17792147 A EP 17792147A EP 3472827 B1 EP3472827 B1 EP 3472827B1
Authority
EP
European Patent Office
Prior art keywords
grey
level
voltage
output
level channel
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
EP17792147.5A
Other languages
German (de)
English (en)
Other versions
EP3472827A1 (fr
Inventor
Jamieson Christmas
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Dualitas Ltd
Original Assignee
Dualitas Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from GBGB1618207.3A external-priority patent/GB201618207D0/en
Priority claimed from GB1622021.2A external-priority patent/GB2558230B/en
Application filed by Dualitas Ltd filed Critical Dualitas Ltd
Publication of EP3472827A1 publication Critical patent/EP3472827A1/fr
Application granted granted Critical
Publication of EP3472827B1 publication Critical patent/EP3472827B1/fr
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/001—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes using specific devices not provided for in groups G09G3/02 - G09G3/36, e.g. using an intermediate record carrier such as a film slide; Projection systems; Display of non-alphanumerical information, solely or in combination with alphanumerical information, e.g. digital display on projected diapositive as background
    • G09G3/002—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes using specific devices not provided for in groups G09G3/02 - G09G3/36, e.g. using an intermediate record carrier such as a film slide; Projection systems; Display of non-alphanumerical information, solely or in combination with alphanumerical information, e.g. digital display on projected diapositive as background to project the image of a two-dimensional display, such as an array of light emitting or modulating elements or a CRT
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/34—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
    • G09G3/36—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using liquid crystals
    • G09G3/3611—Control of matrices with row and column drivers
    • G09G3/3685—Details of drivers for data electrodes
    • G09G3/3688—Details of drivers for data electrodes suitable for active matrices only
    • G—PHYSICS
    • G03—PHOTOGRAPHY; CINEMATOGRAPHY; ANALOGOUS TECHNIQUES USING WAVES OTHER THAN OPTICAL WAVES; ELECTROGRAPHY; HOLOGRAPHY
    • G03H—HOLOGRAPHIC PROCESSES OR APPARATUS
    • G03H1/00—Holographic processes or apparatus using light, infrared or ultraviolet waves for obtaining holograms or for obtaining an image from them; Details peculiar thereto
    • G03H1/02—Details of features involved during the holographic process; Replication of holograms without interference recording
    • G—PHYSICS
    • G03—PHOTOGRAPHY; CINEMATOGRAPHY; ANALOGOUS TECHNIQUES USING WAVES OTHER THAN OPTICAL WAVES; ELECTROGRAPHY; HOLOGRAPHY
    • G03H—HOLOGRAPHIC PROCESSES OR APPARATUS
    • G03H1/00—Holographic processes or apparatus using light, infrared or ultraviolet waves for obtaining holograms or for obtaining an image from them; Details peculiar thereto
    • G03H1/04—Processes or apparatus for producing holograms
    • G03H1/08—Synthesising holograms, i.e. holograms synthesized from objects or objects from holograms
    • G—PHYSICS
    • G03—PHOTOGRAPHY; CINEMATOGRAPHY; ANALOGOUS TECHNIQUES USING WAVES OTHER THAN OPTICAL WAVES; ELECTROGRAPHY; HOLOGRAPHY
    • G03H—HOLOGRAPHIC PROCESSES OR APPARATUS
    • G03H1/00—Holographic processes or apparatus using light, infrared or ultraviolet waves for obtaining holograms or for obtaining an image from them; Details peculiar thereto
    • G03H1/04—Processes or apparatus for producing holograms
    • G03H1/16—Processes or apparatus for producing holograms using Fourier transform
    • G—PHYSICS
    • G03—PHOTOGRAPHY; CINEMATOGRAPHY; ANALOGOUS TECHNIQUES USING WAVES OTHER THAN OPTICAL WAVES; ELECTROGRAPHY; HOLOGRAPHY
    • G03H—HOLOGRAPHIC PROCESSES OR APPARATUS
    • G03H1/00—Holographic processes or apparatus using light, infrared or ultraviolet waves for obtaining holograms or for obtaining an image from them; Details peculiar thereto
    • G03H1/22—Processes or apparatus for obtaining an optical image from holograms
    • G03H1/2294—Addressing the hologram to an active spatial light modulator
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/001—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes using specific devices not provided for in groups G09G3/02 - G09G3/36, e.g. using an intermediate record carrier such as a film slide; Projection systems; Display of non-alphanumerical information, solely or in combination with alphanumerical information, e.g. digital display on projected diapositive as background
    • G09G3/003—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes using specific devices not provided for in groups G09G3/02 - G09G3/36, e.g. using an intermediate record carrier such as a film slide; Projection systems; Display of non-alphanumerical information, solely or in combination with alphanumerical information, e.g. digital display on projected diapositive as background to produce spatial visual effects
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/34—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
    • G09G3/36—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using liquid crystals
    • G09G3/3611—Control of matrices with row and column drivers
    • G09G3/3696—Generation of voltages supplied to electrode drivers
    • G—PHYSICS
    • G03—PHOTOGRAPHY; CINEMATOGRAPHY; ANALOGOUS TECHNIQUES USING WAVES OTHER THAN OPTICAL WAVES; ELECTROGRAPHY; HOLOGRAPHY
    • G03H—HOLOGRAPHIC PROCESSES OR APPARATUS
    • G03H1/00—Holographic processes or apparatus using light, infrared or ultraviolet waves for obtaining holograms or for obtaining an image from them; Details peculiar thereto
    • G03H1/02—Details of features involved during the holographic process; Replication of holograms without interference recording
    • G03H2001/0208—Individual components other than the hologram
    • G03H2001/0224—Active addressable light modulator, i.e. Spatial Light Modulator [SLM]
    • G—PHYSICS
    • G03—PHOTOGRAPHY; CINEMATOGRAPHY; ANALOGOUS TECHNIQUES USING WAVES OTHER THAN OPTICAL WAVES; ELECTROGRAPHY; HOLOGRAPHY
    • G03H—HOLOGRAPHIC PROCESSES OR APPARATUS
    • G03H1/00—Holographic processes or apparatus using light, infrared or ultraviolet waves for obtaining holograms or for obtaining an image from them; Details peculiar thereto
    • G03H1/04—Processes or apparatus for producing holograms
    • G03H1/08—Synthesising holograms, i.e. holograms synthesized from objects or objects from holograms
    • G03H1/0808—Methods of numerical synthesis, e.g. coherent ray tracing [CRT], diffraction specific
    • G03H2001/0816—Iterative algorithms
    • G—PHYSICS
    • G03—PHOTOGRAPHY; CINEMATOGRAPHY; ANALOGOUS TECHNIQUES USING WAVES OTHER THAN OPTICAL WAVES; ELECTROGRAPHY; HOLOGRAPHY
    • G03H—HOLOGRAPHIC PROCESSES OR APPARATUS
    • G03H2225/00—Active addressable light modulator
    • G03H2225/30—Modulation
    • G03H2225/32—Phase only
    • G—PHYSICS
    • G03—PHOTOGRAPHY; CINEMATOGRAPHY; ANALOGOUS TECHNIQUES USING WAVES OTHER THAN OPTICAL WAVES; ELECTROGRAPHY; HOLOGRAPHY
    • G03H—HOLOGRAPHIC PROCESSES OR APPARATUS
    • G03H2240/00—Hologram nature or properties
    • G03H2240/10—Physical parameter modulated by the hologram
    • G03H2240/11—Phase only modulation
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2310/00—Command of the display device
    • G09G2310/02—Addressing, scanning or driving the display screen or processing steps related thereto
    • G09G2310/0235—Field-sequential colour display
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2310/00—Command of the display device
    • G09G2310/02—Addressing, scanning or driving the display screen or processing steps related thereto
    • G09G2310/0264—Details of driving circuits
    • G09G2310/027—Details of drivers for data electrodes, the drivers handling digital grey scale data, e.g. use of D/A converters
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2310/00—Command of the display device
    • G09G2310/02—Addressing, scanning or driving the display screen or processing steps related thereto
    • G09G2310/0264—Details of driving circuits
    • G09G2310/0297—Special arrangements with multiplexing or demultiplexing of display data in the drivers for data electrodes, in a pre-processing circuitry delivering display data to said drivers or in the matrix panel, e.g. multiplexing plural data signals to one D/A converter or demultiplexing the D/A converter output to multiple columns
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2320/00—Control of display operating conditions
    • G09G2320/02—Improving the quality of display appearance
    • G09G2320/0233—Improving the luminance or brightness uniformity across the screen
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2320/00—Control of display operating conditions
    • G09G2320/02—Improving the quality of display appearance
    • G09G2320/0271—Adjustment of the gradation levels within the range of the gradation scale, e.g. by redistribution or clipping
    • G09G2320/0276—Adjustment of the gradation levels within the range of the gradation scale, e.g. by redistribution or clipping for the purpose of adaptation to the characteristics of a display device, i.e. gamma correction
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2320/00—Control of display operating conditions
    • G09G2320/06—Adjustment of display parameters
    • G09G2320/0673—Adjustment of display parameters for control of gamma adjustment, e.g. selecting another gamma curve
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2320/00—Control of display operating conditions
    • G09G2320/06—Adjustment of display parameters
    • G09G2320/0693—Calibration of display systems
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2330/00—Aspects of power supply; Aspects of display protection and defect management
    • G09G2330/02—Details of power systems and of start or stop of display operation
    • G09G2330/026—Arrangements or methods related to booting a display
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M1/00—Analogue/digital conversion; Digital/analogue conversion
    • H03M1/66—Digital/analogue converters

Definitions

  • the present disclosure relates to a drive method for a display device. More particularly, the present disclosure relates to a drive method for a liquid crystal on silicon spatial light modulator. The present disclosure further relates to calibrating an operational amplifier circuit for a plurality of grey-level voltages. Embodiments relate to a method of operating a backplane for a liquid crystal on silicon spatial light modulator. Embodiments relate to a method of calibrating a drive circuit for a liquid crystal on silicon spatial light modulator and a method of compensating for the random offset voltage of operational amplifiers used in the drive circuit for a liquid crystal on silicon spatial light modulator.
  • US 2008/252504A concerns a method for compensating for inter-channel offset voltage of a column driver, which causes vertical stripe artefacts in a Liquid Crystal Display (LCD) panel.
  • An offset voltage generated in each channel is detected using a comparator and stored in a test mode.
  • the stored offset voltage is subtracted from the input signal to each channel in a normal operation mode.
  • US2015187263 discloses a gamma reference voltage generator for a display device.
  • a plurality of DACs connected to voltage followers generate the gamma reference voltages.
  • Light scattered from an object contains both amplitude and phase information.
  • This amplitude and phase information can be captured on, for example, a photosensitive plate by well-known interference techniques to form a holographic recording, or "hologram", comprising interference fringes.
  • the hologram may be reconstructed by illumination with suitable light to form a two-dimensional (replay image) or three-dimensional holographic reconstruction representative of the original object.
  • Computer-generated holography may numerically simulate the interference process.
  • a computer-generated hologram, "CGH” may be calculated by a technique based on a mathematical transformation such as a Fresnel or Fourier transform. These types of holograms may be referred to as Fresnel or Fourier holograms.
  • a Fourier hologram may be considered a Fourier domain representation of the object or a frequency domain representation of the object.
  • a CGH may also be calculated by coherent ray tracing or a point cloud technique, for example.
  • a CGH may be encoded on a spatial light modulator, "SLM", arranged to modulate the amplitude and/or phase of incident light.
  • SLM spatial light modulator
  • Light modulation may be achieved using electrically-addressable liquid crystals, optically-addressable liquid crystals or micro-mirrors, for example.
  • the SLM may comprise a plurality of individually-addressable pixels which may also be referred to as cells or elements.
  • the light modulation scheme may be binary, multilevel or continuous. Alternatively, the device may be continuous (i.e. is not comprised of pixels) and light modulation may therefore be continuous across the device.
  • the SLM may be reflective meaning that modulated light is output from the SLM in reflection.
  • the SLM may equally be transmissive meaning that modulated light is output from the SLM is transmission.
  • a holographic projector may be provided using the described technology.
  • Such projectors have found application in video projectors, head-up displays, "HUD”, and head-mounted displays, "HMD”, including near-eye devices, for example.
  • Embodiments refer to a LCOS display device by way of example only.
  • the present disclosure is applicable to any display device which requires a plurality of analog voltages to provide a plurality of grey levels or phase-delay levels.
  • Embodiments refer to a drive circuit which provides 128 grey levels by way of example only. The present disclosure is applicable to any number of grey levels.
  • the drive circuit of the present disclosure uses a plurality of operational amplifiers, "op-amps".
  • operational amplifiers experience a random offset voltage which reduces the precision with which their output voltages can be set.
  • the inventor herein discloses a system and method which reduce the voltage error caused by the operational amplifiers.
  • the present disclosure describes a method of individually compensating for the voltage offset experienced by each operational amplifier of a grey-level channel for driving a display device.
  • the method compensates for the voltage offset of each individual operational amplifier by calibrating a parameter of the corresponding operational amplifier to provide a desired or target grey level voltage.
  • the method compensates for the voltage offset of each individual operational amplifier by determining an input that provides the desired or target grey level voltage based on the output response of the operational amplifier.
  • the present disclosure relates to a device wherein there is provided a digital-to-analog converter, "DAC"/op-amp pair that forms a signal processor for each grey level voltage. Accordingly, references herein to "calibrating a parameter” or “determining an input” of an operational amplifier of a grey-level channel are intended to encompass calibrating a parameter or determining an input of a signal processor comprising a DAC/op-amp pair, or an individual DAC or op-amp of a signal processor of a grey-level channel.
  • Embodiments refer to displaying a hologram on the display device by way of example only.
  • the present disclosure is equally applicable to displaying a regular image on the display device.
  • the present disclosure is applicable to displaying any type of information on the display device using a plurality of voltage levels.
  • levels including grey levels, modulation levels and phase-delay levels.
  • levels is used in this disclosure to mean discrete values. That is, the parameter described may only take a value equal to one of a plurality of discrete values. In other words, the parameter is constrained to particular values.
  • each pixel of a display may modulate the intensity of light and may be operated at a plurality of grey levels such as 128 grey levels from black to white, or vice versa.
  • Each pixel may be described as a light modulating element operable at a plurality of modulation levels.
  • the light modulating element may be a phase-modulating element operable at a plurality of phase-delay levels such as 0, ⁇ /2, ⁇ , 3 ⁇ /2 and 2 ⁇ .
  • phase-delay levels such as 0, ⁇ /2, ⁇ , 3 ⁇ /2 and 2 ⁇ .
  • grey levels could be read as "phase-delay levels”.
  • each "grey” is a "phase delay”.
  • grey level number 1 may be a phase-delay of 0 and grey level number 128 may be a phase-delay of 2 ⁇ .
  • grey-level channel refers to a drive path or drive circuit, comprising the above described signal processor comprising a DAC/op-amp pair, which provides a voltage level for driving the pixels of the display at the corresponding discrete grey level.
  • a grey-level channel provides a fixed voltage level that is used to drive all of the pixels of the display that are intended to display the corresponding grey level.
  • hologram is used to refer to the recording which contains amplitude and/or phase information about the object.
  • holographic reconstruction is used to refer to the optical reconstruction of the object which is formed by illuminating the hologram.
  • replay field is used to refer to the plane in space where the holographic reconstruction is formed.
  • the terms “encoding”, “writing” or “addressing” are used to describe the process of providing the plurality of pixels of the SLM with a respect plurality of control values which respectively determine the modulation level of each pixel. It may be said that the pixels of the SLM are configured to "display" a light modulation distribution in response to receiving the plurality of control values.
  • light is used herein in its broadest sense. Embodiments are equally applicable to visible light, infrared light and ultraviolet light, and any combination thereof.
  • Embodiments describe 1D and 2D holographic reconstructions by way of example only.
  • the holographic reconstruction is a 3D holographic reconstruction. That is, in embodiments, each computer-generated hologram forms a 3D holographic reconstruction.
  • a structure described as being formed at an upper portion/lower portion of another structure or on/under the other structure should be construed as including a case where the structures contact each other and, moreover, a case where a third structure is disposed there between.
  • first, second, etc. may be used herein to describe various elements, these elements are not limited by these terms. These terms are only used to distinguish one element from another. For example, a first element could be termed a second element, and, similarly, a second element could be termed a first element, without departing from the scope of the appended claims.
  • Embodiments of different embodiments may be partially or overall coupled to or combined with each other, and may be variously inter-operated with each other. Embodiments may be carried out independently from each other, or may be carried out together in co-dependent relationship.
  • phase-only hologram a holographic reconstruction of acceptable quality can be formed from a "hologram" containing only phase information related to the original object.
  • a holographic recording may be referred to as a phase-only hologram.
  • Embodiments relate to phase-only holography by way of example only. That is, in embodiments, the spatial light modulator applies only a phase-delay distribution to incident light.
  • the phase delay applied by each pixel is multi-level. That is, each pixel may be set at one of a discrete number of phase levels. The discrete number of phase levels may be selected from a much larger palette.
  • the computer-generated hologram is a Fourier transform of the object for reconstruction.
  • the hologram is a Fourier domain or frequency domain representation of the object.
  • Figure 1 shows an embodiment using a reflective SLM to display a phase-only Fourier hologram and produce a holographic reconstruction at a replay field.
  • a light source 110 for example a laser or laser diode, is disposed to illuminate the SLM 140 via a collimating lens 111.
  • the collimating lens causes a generally planar wavefront of light to be incident on the SLM.
  • the direction of the wavefront is off-normal (e.g. two or three degrees away from being truly orthogonal to the plane of the transparent layer).
  • the generally planar wavefront is provided at normal incidence using a beam splitter, for example.
  • the arrangement is such that light from the light source is reflected off a mirrored rear surface of the SLM and interacts with a phase-modulating layer to form an exit wavefront 112.
  • the exit wavefront 112 is applied to optics including a Fourier transform lens 120, having its focus at a screen 125.
  • the Fourier transform lens 120 receives a beam of phase-modulated light from the SLM and performs a frequency-space transformation to produce a holographic reconstruction at the screen 125.
  • phase-modulating layer i.e. the array of phase modulating elements
  • Modulated light exiting the phase-modulating layer is distributed across the replay field.
  • each pixel of the hologram contributes to the whole reconstruction. That is, there is not a one-to-one correlation between specific points on the replay image and specific phase-modulating elements.
  • the position of the holographic reconstruction in space is determined by the optical power of the Fourier transform lens.
  • the Fourier transform lens is a physical lens. That is, the Fourier transform lens is an optical Fourier transform lens and the Fourier transform is performed optically. Any lens can act as a Fourier transform lens but the performance of the lens will limit the accuracy of the Fourier transform it performs. The skilled person understands how to use a lens to perform an optical Fourier transform.
  • the Fourier transform is performed computationally by including lensing data in the holographic data. That is, the hologram includes data representative of a lens as well as data representing the object.
  • the holographic data representative of a lens may be referred to as a software lens.
  • a phase-only holographic lens may be formed, for example, by calculating the phase delay caused by each point of the lens owing to its refractive index and spatially-variant optical path length. For example, the optical path length at the centre of a convex lens is greater than the optical path length at the edges of the lens.
  • An amplitude-only holographic lens may be formed by a Fresnel zone plate.
  • holographic data is combined with the holographic data by simple vector addition.
  • a physical lens is used in conjunction with a software lens to perform the Fourier transform.
  • the Fourier transform lens is omitted altogether such that the holographic reconstruction takes place in the far-field.
  • the hologram may include grating data - that is, data arranged to perform the function of a grating such as beam steering.
  • a phase-only holographic grating may be formed by modelling the phase delay caused by each point on the surface of a blazed grating.
  • An amplitude-only holographic grating may be simply superimposed on an amplitude-only hologram representative of an object to provide angular steering of an amplitude-only hologram.
  • a Fourier hologram of a 2D image may be calculated in a number of ways, including using algorithms such as the Gerchberg-Saxton algorithm.
  • the Gerchberg-Saxton algorithm may be used to derive phase information in the Fourier domain from amplitude information in the spatial domain (such as a 2D image). That is, phase information related to the object may be "retrieved” from intensity, or amplitude, only information in the spatial domain. Accordingly, a phase-only Fourier transform of the object may be calculated.
  • a computer-generated hologram is calculated from amplitude information using the Gerchberg-Saxton algorithm or a variation thereof.
  • the Gerchberg Saxton algorithm considers the phase retrieval problem when intensity cross-sections of a light beam, I A (x, y) and I B (x, y), in the planes A and B respectively, are known and I A (x, y) and I B (x, y) are related by a single Fourier transform. With the given intensity cross-sections, an approximation to the phase distribution in the planes A and B, ⁇ A (x, y) and ⁇ B (x, y) respectively, is found.
  • the Gerchberg-Saxton algorithm finds solutions to this problem by following an iterative process.
  • the Gerchberg-Saxton algorithm iteratively applies spatial and spectral constraints while repeatedly transferring a data set (amplitude and phase), representative of I A (x, y) and I B (x, y), between the spatial domain and the Fourier (spectral) domain.
  • the spatial and spectral constraints are I A (x, y) and I B (x, y) respectively.
  • the constraints in either the spatial or spectral domain are imposed upon the amplitude of the data set.
  • the corresponding phase information is retrieved through a series of iterations.
  • the hologram is calculated using an algorithm based on the Gerchberg-Saxton algorithm such as described in British patent 2,498,170 or 2,501,112 which are hereby incorporated in their entirety by reference.
  • an algorithm based on the Gerchberg-Saxton algorithm retrieves the phase information ⁇ [u, v] of the Fourier transform of the data set which gives rise to a known amplitude information T[x, y].
  • Amplitude information T[x, y] is representative of a target image (e.g. a photograph).
  • the phase information ⁇ [u, v] is used to produce a holographic representative of the target image at an image plane.
  • the algorithm may provide feedback on both the amplitude and the phase information.
  • the algorithm is iterative and convergent.
  • the algorithm is arranged to produce a hologram representing an input image.
  • the algorithm may be used to determine an amplitude-only hologram, a phase-only hologram or a fully complex hologram.
  • Example disclosed herein relate to producing a phase-only hologram by way of example only.
  • Figure 2A illustrates the first iteration of the algorithm and represents the core of the algorithm.
  • Figure 2B illustrates subsequent iterations of the algorithm.
  • the amplitude and phase information are considered separately although they are intrinsically combined to form a composite complex data set.
  • the core of the algorithm can be considered as having an input comprising first complex data and an output comprising a fourth complex data.
  • First complex data comprises a first amplitude component 201 and a first phase component 203.
  • Fourth complex data comprises a fourth amplitude component 211 and a fourth phase component 213.
  • the input image is two-dimensional.
  • the amplitude and phase information are therefore functions of the spatial coordinates (x, y) in the farfield image and functions of (u, v) for the hologram field. That is, the amplitude and phase at each plane are amplitude and phase distributions at each plane.
  • the first amplitude component 201 is the input image 210 of which the hologram is being calculated.
  • the first phase component 203 is a random phase component 230 merely used as a starting point for the algorithm.
  • Processing block 250 performs a Fourier transform of the first complex data to form second complex data having a second amplitude component (not shown) and a second phase information 205.
  • the second amplitude component is discarded and replaced by a third amplitude component 207 by processing block 252.
  • processing block 252 performs different functions to produce the third amplitude component 207.
  • the third amplitude component 207 is a distribution representative of the light source.
  • Second phase component 205 is quantised by processing block 254 to produce third phase component 209.
  • the third amplitude component 207 and third phase component 209 form third complex data.
  • the third complex data is input to processing block 256 which performs an inverse Fourier transform.
  • Processing block 256 outputs fourth complex data having the fourth amplitude component 211 and the fourth phase component 213.
  • the fourth complex data is used to form the input for the next iteration. That is, the fourth complex data of the nth iteration is used to form the first complex data set of the (n+1)th iteration.
  • FIG. 2B shows second and subsequent iterations of the algorithm.
  • Processing block 250 receives first complex data having a first amplitude component 201 derived from the fourth amplitude component 211 of the previous iteration and a first phase component 213 corresponding to the fourth phase component of the previous iteration.
  • the first amplitude component 201 is derived from the fourth amplitude component 211 of the previous iteration as described in the following.
  • Processing block 258 subtracts the input image 210 from the fourth amplitude component 211 of the previous iteration to form fifth amplitude component 215.
  • the gain element ⁇ may be fixed or variable. In examples, the gain element ⁇ is determined based on the size and rate of the incoming target image data.
  • phase-only hologram ⁇ (u, v) representative of the input image 210 is output. It may be said that the phase-only hologram ⁇ (u, v) comprises a phase distribution in the frequency or Fourier domain.
  • the second amplitude component is not discarded. Instead, the input image 210 is subtracted from the second amplitude component and a multiple of that amplitude component is subtracted from the input image 210 to produce the third amplitude component 307.
  • the fourth phase component is not fed back in full and only a portion proportion to its change over, for example, the last two iterations is fed back.
  • a real-time engine arranged to receive image data and calculate holograms in real-time using the algorithm.
  • the image data is a video comprising a sequence of image frames.
  • the holograms are pre-calculated, stored in computer memory and recalled as needed for display on a SLM. That is, in embodiments, there is provided a repository of predetermined holograms.
  • embodiments relate to Fourier holography and Gerchberg-Saxton type algorithms by way of example only.
  • the present disclosure is equally applicable to Fresnel holography and holograms calculated by other techniques such as those based on point cloud methods.
  • the present disclosure may be implemented using any one of a number of different types of SLM.
  • the SLM may output spatially modulated light in reflection or transmission.
  • the SLM is a liquid crystal on silicon (LCOS) SLM but the present disclosure is not restricted to this type of SLM.
  • LCOS liquid crystal on silicon
  • a LCOS device is capable of displaying large arrays of phase only elements in a small aperture.
  • Small elements typically approximately 10 microns or smaller
  • a practical diffraction angle (a few degrees) so that the optical system does not require a very long optical path.
  • LCOS SLMs also have a large aperture ratio, there being very little dead space between the pixels (as the circuitry to drive them is buried under the mirrors). This is an important issue to lowering the optical noise in the replay field.
  • Using a silicon backplane has the advantage that the pixels are optically flat, which is important for a phase modulating device.
  • An LCOS device is formed using a single crystal silicon substrate 302. It has a 2D array of square planar aluminium electrodes 301, spaced apart by a gap 301a, arranged on the upper surface of the substrate. Each of the electrodes 301 can be addressed via circuitry 302a buried in the substrate 302. Each of the electrodes forms a respective planar mirror.
  • An alignment layer 303 is disposed on the array of electrodes, and a liquid crystal layer 304 is disposed on the alignment layer 303.
  • a second alignment layer 305 is disposed on the liquid crystal layer 304 and a planar transparent layer 306, e.g. of glass, is disposed on the second alignment layer 305.
  • a single transparent electrode 307 e.g. of ITO is disposed between the transparent layer 306 and the second alignment layer 305.
  • Each of the square electrodes 301 defines, together with the overlying region of the transparent electrode 307 and the intervening liquid crystal material, a controllable phase-modulating element 308, often referred to as a pixel.
  • the effective pixel area, or fill factor is the percentage of the total pixel which is optically active, taking into account the space between pixels 301a.
  • the described LCOS SLM outputs spatially modulated light in reflection but the present disclosure is equally applicable to a transmissive LCOS SLM.
  • Reflective LCOS SLMs have the advantage that the signal lines, gate lines and transistors are below the mirrored surface, which results in high fill factors (typically greater than 90%) and high resolutions.
  • Another advantage of using a reflective LCOS spatial light modulator is that the liquid crystal layer can be half the thickness than would be necessary if a transmissive device were used. This greatly improves the switching speed of the liquid crystal (a key point for projection of moving video images).
  • Embodiments refer to a LCOS display device by way of example only.
  • the present disclosure is applicable to any display device which requires a plurality of analog grey-level voltages to provide a plurality of grey levels.
  • Embodiments refer to a drive solution which provides 128 grey levels by way of example only.
  • the present disclosure is applicable to any number of grey levels.
  • the LCOS backplane design of the present disclosure comprises one digital to analog converter per voltage level.
  • Each DAC requires an op-amp, which together form an DAC/op-amp pair (i.e. signal processor).
  • Each op-amp will experience a random offset voltage, which reduces the precision with which the voltage levels can be set. In all cases, the DAC has more bits than grey-levels in the system.
  • Embodiments use a switching circuit to enable each of the 128 output voltages to be routed via the switching circuit to an output pin where the linearity and performance is measured. These measurements may be used in conjunction with the target grey level voltage to minimise the voltage error.
  • the voltage accuracy for each phase level Is particularly important for phase-only holographic systems because the voltage error is a phase error which manifests itself as random noise in the image.
  • the present disclosure relates to a device wherein there is provided a signal processor comprising a DAC/op-amp pair for each grey-level channel.
  • a signal processor comprising a DAC/op-amp pair for each grey-level channel.
  • Each DAC/op-amp pair provides only one output.
  • each DAC/op-amp pair is uniquely dedicated to providing just one grey level voltage at any one time, in particular during a given display time interval (e.g. frame or sub-frame). It may therefore be understood that each DAC/op-amp pair provides a single grey-level voltage, corresponding to one of a plurality of grey levels.
  • the present disclosure therefore relates to providing a plurality of single grey-level channels using a corresponding plurality of DAC/op-amp pairs. For example, if the drive circuit is required to produce 128 grey levels, there will be 128 DAC/op-amp pairs of 128 corresponding grey-level channels.
  • Figure 3B plots voltage output versus binary input.
  • the response of an ideal DAC/op-amp pair is represented by line 370.
  • a DAC/op-amp pair in accordance with the present disclosure has a response as represented by line 360 owing to imperfections in the manufacturing process of the op-amp.
  • a voltage offset 350 is shown on the y-axis. The voltage offset 350 means that each binary input to the grey-level channel does not give rise to the expected voltage output.
  • each op-amp has a tolerance which manifests itself as a tolerance in the voltage output. In some applications this tolerance in the voltage output is entirely acceptable. However, this tolerance is not acceptable for some applications disclosed herein.
  • the display device comprises a plurality of light-modulating pixels wherein each light-modulating pixel is arranged to modulate light by an amount determined by a voltage applied across the active element - for example, liquid crystal - of that pixel.
  • the display device comprises a plurality of pixels operable at a plurality of grey levels in accordance with a respective plurality of analog drive voltages, wherein each pixel is selectively-connectable to the output of any one single grey-level channel of the plurality of single grey-level channels.
  • the pixels comprise liquid crystal.
  • each pixel is arranged to modulate a parameter of light passing through the pixel, wherein each grey level is a modulation level.
  • the parameter is phase and each modulation level is a phase-delay level.
  • the pixels are arranged to operate as individual and independent phase-modulators, optionally, liquid crystal phase-modulators.
  • phase-modulator As a phase-modulator is well-understood, however, what is less well-known is that the accuracy of phase modulation is directly responsible for the image quality particularly contrast.
  • phase-only holographic display for example, it is of paramount importance to achieve precise voltage control of the liquid crystal which gives rise to the phase modulation.
  • This voltage precision requires a digital to analog converter with a large number of bits and thereby a large number of voltage steps for any given voltage range.
  • the digital signal received at the input is an 8-bit binary signal. If a particular LCOS backplane design uses one DAC per grey/phase level, then associated with that will be an op-amp circuit to improve the load-driving capability.
  • each pixel requires a voltage up to 5 V. If 128 evenly spaced grey levels are required, for example, then the grey level voltages should be separated by approximately 40 mV. The offset voltage variation as part of the op-amp characteristics cannot be guaranteed and could be in the range +/-100 mV. If less than 100 mV precision is required (which it is for 128 grey levels) then it is not possible to use this approach. However, the inventor has addressed this problem in order that a DAC/op-amp pair may be used for each grey level with the required voltage precision.
  • Figure 4 shows an embodiment comprising a first single grey-level channel 410 and a second single grey-level channel 420.
  • Figure 4 shows two single grey-level channels by way of example only. It may be understood that the present disclosure extends to any plurality of single grey-level channels, such as 128.
  • each single grey-level channel is used to provide a voltage level to drive pixels of a display device at one of a plurality of discrete grey levels.
  • First single grey-level channel 410 comprises a first input 412 and first output 418.
  • the first input 412 and first output 418 are connected, in series, by a first DAC 414 and first op-amp 416.
  • First DAC 414 and first op-amp 416 collectively form a first signal processor.
  • Second single grey-level channel 420 comprises a second input 422 and second output 428.
  • the second input 422 and second output 428 are connected, in series, by a second DAC 424 and second op-amp 426.
  • Second DAC 424 and second op-amp 426 collectively form a second signal processor.
  • the first output 418 and second output 428 are connected to switching circuit 430 which is, in turn, connected to a calibration sub-system or circuit 440 outputting a feedback parameter 445.
  • first input 412 may be hexadecimal signal 0100h.
  • First DAC 414 converts this digital signal to analog and first op-amp 416 provides suitable driving capability. It is known in the art of signal processing how to configure a DAC and op-amp for this purpose and no further description is therefore required here. It is also known that an op-amp can incorporated others components and/or circuitry in order to alter or tune the voltage offset of the op-amp. For example, it is known that an op-amp might include an input voltage offset.
  • the first output 418 provides a voltage arranged to drive a pixel or pixels of the display device at a first grey level.
  • second input 422 may be hexadecimal signal 0101h.
  • DAC 424 converts this digital signal to analog and op-amp 426 provides suitable amplification.
  • the second output 428 provides a voltage arranged to drive a pixel or pixels of the display device at a second grey level.
  • the first output 418 is therefore a first grey level voltage for the display device.
  • the second output 428 is therefore a second grey level voltage for the display device. It may be understood how the voltage difference between the grey level voltages may be chosen for the particular display device. More specifically, the voltage difference 450 between first output 418 and second output 428 may be chosen based on the working parameters of the display device. In embodiments, 128 grey levels (therefore, 128 single grey-level channels) are provided and the voltage difference 450 between adjacent grey levels (e.g. grey level 0100h and grey level 0101h) may be a few mV. It may be understood how the full working voltage range of the display device may be divided - e.g. evenly divided - between the grey levels.
  • Switching circuit 430 is configured to receive each voltage output of the single grey-level channels in turn, as part of a calibration process.
  • Calibration sub-system or circuit 440 receives and analyses each received voltage output from switching circuit 430.
  • calibration sub-system or circuit 440 may compare a received voltage output with a reference voltage for that grey level.
  • the reference voltage may represent a target voltage for that grey level.
  • a look-up table may be used to determine a feedback parameter for the op-amp of each single grey-level channel based on the corresponding output voltage.
  • the feedback parameter directly or indirectly affects or determines the offset voltage of the op-amp.
  • the feedback parameter is a parameter of the op-amp or op-amp circuitry.
  • the feedback parameter is the value of an electrical component of the op-amp or op-amp circuit.
  • the feedback parameter may be a voltage, e.g. a voltage for one terminal of the op-amp, or a resistance e.g. the value of a variable resistor forming part of the op-amp circuit.
  • the switching circuit and calibration sub-system or circuit may therefore be used to ensure each single grey-level channel provides the correct voltage output based on the comparison of the received voltage output from a single grey-level channel with a reference voltage and using the feedback parameter. For example, if the voltage output from one single grey-level channel falls, a different feedback parameter may be identified in the look-up table with the effect of adjusting the offset voltage of the associated op-amp in order to increase the grey level voltage. That is, the feedback parameter is used to fine-tune or calibrate the offset voltage of the op-amp for each grey-level channel.
  • the individual calibration of the op-amp for each grey-level channel compensates for the random offset voltage experienced by op-amps. It may therefore be understood that embodiments provide a method of individually compensating for the random offset voltage experienced by each op-amp of a grey-level channel by self-calibrating a drive circuit and display device pair. For example, this calibration process may be run only once upon first switch-on, every time the device is switched on and/or at suitable refresh points and/or run periodically during operation. Each grey level of the drive circuit is therefore individually calibrated.
  • a system including a display device comprising a drive circuit, the drive circuit comprising: a plurality of single grey-level channels, wherein each single grey-level channel comprises an input, an output and a signal processor connected between the input and output, wherein each processor is arranged to convert a digital signal received at the input into an analog voltage at the output, and wherein each signal processor comprises a digital-to-analog converter, "DAC”, and an operational amplifier, "op-amp", having a voltage offset; a switching circuit connected to the output of each single grey-level channel, wherein the switching circuit is arranged to switchably-receive the analog voltage of each single grey-level channel of the plurality of single grey-level channels; a calibration sub-system connected to each op-amp, wherein the calibration sub-system is arranged to receive each analog voltage from the switching circuit and individually compensate for the voltage offset of each op-amp based on the received analog voltage for that grey-level channel.
  • the sub-system may be a circuit.
  • the sub-system may
  • a method of individually compensating for the random offset voltage experienced by each op-amp of a grey-level channel in which the voltage output of each DAC/op-amp pair is measured at a plurality of binary inputs (see, for example, V1, V2 ... V6 in Figure 3B ). These measurements are analysed and stored either in a look-up table or used to calculate an approximation algorithm on a per grey level basis. That is, for each single grey-level channel, the voltage output is measured at a plurality of binary inputs and the measured values are stored. The stored measurements represent the particular voltage or output response of the signal processor comprising the DAC/op-amp pair of each single grey-level channel.
  • the calibration sub-system or circuit 440 includes an analog-to-digital converter (ADC) and a comparator arranged to compare the output of the ADC with the binary input to the corresponding DAC. These components may be external to the backplane or internal.
  • ADC analog-to-digital converter
  • comparator arranged to compare the output of the ADC with the binary input to the corresponding DAC.
  • the calibration sub-system is arranged to individually determine the output response of each single grey-level channel to a plurality of digital inputs and, for each single grey-level channel, determine the digital input required to achieve each analog drive voltage at the output based on the individually-determined output response of the single grey-level channel.
  • the output response of each single grey-level channel may be determined by any means.
  • the calibration sub-system is arranged to individually determine the output response of each single grey-level channel by measuring the output response of each single grey-level channel to a plurality of digital inputs.
  • the calibration sub-system is arranged to interpolate between measured output responses of that single grey-level channel.
  • Figure 5 shows a first example response of a liquid crystal to voltage, V LC .
  • the response of the pixels to analog voltage is measured.
  • the grey level response of the pixels is a performance characteristic of the display device defined by a manufacturer, for example. Many liquid crystals do not respond to voltages less than 0.7 V. It may also be seen from Figure 5 , for example, that in order to provide equally-spaced grey levels, the required corresponding voltages are not necessarily equally spaced.
  • Figure 5 shows four grey levels by way of example only. In some embodiments, 128 grey levels are required but, again, the present disclosure is equally applicable to any number of grey levels.
  • the calibration sub-system is arranged to select the plurality of grey levels based on the grey level response of the pixels to analog voltage, and determine the plurality of analog drive voltages required by the pixels to achieve the respective plurality of grey levels based on the grey level response of the pixels.
  • the grey levels may have a predetermined distribution (e.g. spacing between grey levels) in a range of grey level values, according to application requirements.
  • the plurality of grey-levels are evenly-spaced between a lower grey-level and an upper grey-level of each pixel, optionally, evenly-spaced between a minimum grey-level and a maximum grey-level of each pixel.
  • the present disclosure is not limited in this respect and the grey levels may be unevenly spaced, for example.
  • Figure 6 shows a second example response of a liquid crystal system to voltage, V LC .
  • the required voltage to achieve evenly spaced grey levels may be determined and correlated with the measured behaviour of each DAC/op-amp pair to provide a look-up table.
  • the response behaviour of the liquid crystal is dynamically changeable (e.g. can be manipulated during display). This is achieved because, in embodiments, each single grey-level channel is calibrated over a range. In some embodiments, each single grey-level channel is fully calibrated over its full working range.
  • Figure 7 shows a third example response of a liquid crystal system to voltage, V LC .
  • This third example response is substantially inverse to the first example response. For a phase-only image, reversing the liquid crystal response will vertically flip the image.
  • a method for driving a liquid crystal-based display uses a two-stage calibration process.
  • a first stage selects a plurality of discrete grey levels based on the response of a liquid crystal system.
  • the selected discrete grey levels may be evenly spaced.
  • the grey level response of the liquid crystal system may be measured or otherwise obtained (e.g. from manufacturer data).
  • the process determines the plurality of analog drive voltage required by the liquid crystal pixels to achieve each grey level of the selected plurality of grey levels.
  • the process individually determines the output response of the signal processor comprising a DAC/op-amp pair for each grey-level channel to a plurality of binary input voltages.
  • the process analyses the determined output response of each grey-level channel, and determines the corresponding binary inputs required to provide the plurality of analog drive voltages determined by the first stage.
  • the second stage correlates the signal processor output response, for each grey-level channel, and the liquid crystal system response from the first stage, and then determines, for each grey-level channel, the binary input voltages required to provide the plurality of analog drive voltages to achieve each of the plurality of grey levels for the liquid crystal system.
  • each grey-level channel is calibrated across an operating voltage range such as 0 to 5 or 6V.
  • the binary input voltages required for the plurality of grey levels may be stored in a look-up table for each grey-level channel.
  • each grey-level channel is able to provide an output voltage corresponding to any one of the plurality of discrete grey levels, using the corresponding binary input from the look-up table, and to produce substantially the same pixel response as the other grey-level channels.
  • the method individually compensates for the random offset voltages experienced by the op-amps of the multiple grey-level channels.
  • the method compensates for variations in the response of different grey-levels channels for a plurality of voltage levels, corresponding to the selected plurality of discrete grey levels (e.g. evenly spaced grey levels).
  • the method achieves a consistent pixel response to analog output voltages provided by different grey-level channels.
  • the method according to embodiments of the claimed invention may be performed by a switching circuit 430 and a calibration sub-system 440 as shown in Figure 4 .
  • switching circuit 430 may be configured to receive the voltage output, in response to each of a plurality of binary input voltages, of each single grey-level channel, in turn.
  • the calibration sub-system 440 may include any suitable processing system configured to receive and analyse the voltage outputs from the switching circuit 430 in accordance with the method.
  • the calibration sub-system 430 may determine the signal processor output response for each grey-level channel, and correlate each signal processor response and the liquid crystal system response.
  • the calibration sub-system 430 may perform measurements to determine the liquid crystal system response, select a plurality of discrete grey levels and determined the corresponding analog drive voltages, or obtain such data from elsewhere (e.g. an external system or an internal data storage). Thus, the calibration sub-system 430 may produce a look-up table (or equivalent algorithm) that can be used to identify the binary input voltage required by each grey-level channel to provide the correct analog output voltage level to drive pixels of the particular display device at each of the selected plurality of discrete grey levels.
  • the calibration sub-system 430 or other suitable component of the driver may use the look-up table (or algorithm) to provide a feedback parameter 445 to each grey-level channel, where the feedback parameter 445 indicates the required binary input for the grey level currently assigned to the grey-level channel.
  • the calibration sub-system 440 is able to individually control each grey-level channel to drive the display device, to compensate for variations as described herein.
  • viscosity changes in the liquid crystal are compensated by dynamically altering the response of the liquid crystal to voltage according to temperature to guarantee that the full range of grey levels - e.g. a full 2 ⁇ phase - is achievable.
  • the response is altered according to the colour of the incident light for modulation.
  • the system is arranged to change the grey-level response of the pixels and repeat the individual calibration of the single grey-level channels, to compensate for the random offset voltages experienced thereby, as described above.
  • the grey level response of the pixels is adjusted by changing the light modulating element of the pixels (i.e. a change internal to the pixel).
  • a grey-level is assigned to each single grey-level channel and the digital input required by each single grey-level channel to achieve the respective assigned grey level is established.
  • a look-up table may be used to record this information. For example, if it is determined that grey level 64 is required, the look-up table will identify which single grey-level channel - e.g. channel 12 - has been assigned grey level 64 and extract the digital input - e.g. 0101h - required by channel 12 to achieve grey level 64. The output of channel 12 is then applied to the pixel (or even pixels) requiring grey level 64.
  • the assignment of grey levels to grey-level channels is dynamically changed between display time intervals. In embodiments in which the assignment of grey levels to grey-level channels is changed, the assignment of grey levels remains fixed for the duration of a display time interval, such as a sub-frame or frame.
  • Figures 8, 8B and 8C show example electro-optic responses of the drive circuit in accordance with some embodiments. More specifically, Figures 8, 8B and 8C shows how the plurality of grey-level channels may be used to provide a respective plurality of grey levels - such as phase levels.
  • Figure 8A shows a first configuration in which the first channel provides the lowest grey level and each successive channel provides the next grey level. The last channel therefore provides the highest grey level.
  • Figures 8B and 8C show respective second and third configurations in which successive channels generally provide the next grey level but the lowest grey-level channel is not at either extremity. Accordingly, there is a discontinuity in the grey level distribution. It may be said that a wrap-around distribution of grey levels between the channels is provided.
  • the method comprises changing the distribution of grey levels between the channels. It may be said that the method comprises moving, changing or varying - including dynamically varying - the discontinuity in the wrap-around distribution.
  • the distribution of grey levels between the channels is changed during display - for example, between frames of a sequence of frames.
  • each frame is composed of or comprises identical or substantially identical sub-frames - e.g. because the display device requires a refresh - and the distribution is changed between sub-frames. That is, in some embodiments, the distribution is dynamically changed during display. It may be said that the method comprises changing the assignment of grey-levels between the single grey-level channels during display.
  • the inventor has identified that the randomness introduced by dynamically changing the grey-level distribution between the single grey-level channels provides a despeckling effect in the image. This randomness is sufficient to at least partially compensate for the randomness of laser speckle. There is therefore provided a computational method of reducing speckle. An improved image is therefore provided.
  • the pixels are phase modulating pixels and the grey levels are phase values in the range 0 to 2 ⁇ , for example.
  • the phase-delay distribution between the channels is dynamically changed (e.g. shifted back and forth by ⁇ /2) in order to reduce the noise in the image caused by speckle.
  • a look-up table is provided which dictates which channel is used to provide each grey-level and what digital input each channel requires to achieve the assigned grey-level.
  • the look-up table may be generated based on the analysis from the calibration process and used during operation of the drive method.
  • Each grey-level channel comprises a signal processor that provides an output voltage at a voltage level for driving the pixels of the display at one of a plurality of discrete grey levels.
  • the method compensates for random variations in the different grey-level channels, in particular random variations in the voltage offset of an op-amp in a signal processor of a DAC/op-amp pair, by means of a calibration process.
  • Embodiments analyse analog voltage outputs of each grey-level channel. Calibration is performed based on the analysis. In some embodiments, the analysis compares an analog output voltage to a reference voltage (e.g. target voltage) for a grey-level channel.
  • a reference voltage e.g. target voltage
  • the method individually calibrates each grey-level channel using a feedback parameter that changes a value of an electrical component thereof.
  • each calibrated grey-level channel provides a target voltage output for the corresponding grey level.
  • the analysis determines the output response of each grey-level channel to a plurality of digital inputs across an operating range thereof. Based on the output response, the analysis further determines a digital input required to achieve a target analog output voltage corresponding to one or more of a plurality of grey levels.
  • the plurality of grey levels may be selected based on the pixel (e.g. liquid crystal) response, and the corresponding analog output voltages determined therefrom.
  • embodiments correlate the response of each grey-level channel to the grey level pixel response.
  • each grey-level channel Since each grey-level channel is calibrated across a range of voltages, it may be assigned to any one of the plurality of grey levels at any one time. Thus, the assignment of grey levels is dynamically changed to introduce a randomness which at least partially compensates for laser speckle. Furthermore, when the assignment of grey levels is dynamically changed, the different grey-level channels provide voltages that produce a consistent pixel response for the same grey level.
  • the present disclosure provides techniques that compensate for the voltage offset of an op-amp of a signal processor of a single grey-level channel, to mitigate the disadvantages associated with the variation of the voltage offset experienced by different op-amps due to random variations. Accordingly, the embodiments described herein may not eliminate a voltage offset associated with each op-amp, but rather may compensate for the effects of the variation in the voltage offsets amongst the signal processors, and thus the multiple grey-level channels. In particular, embodiments aim to operate each single grey-level channel to provide an analog output voltage that is as close as possible to the desired or target voltage for the grey level assigned to that channel.
  • the term "compensate/compensating for the voltage offset" should be understood in light of the above, and its meaning is not limited to eliminating or reducing a voltage offset experienced by an op-amp of a signal processor.
  • the spatially light modulator is a phase-only spatial light modulator. These embodiments are advantageous because no optical energy is lost by modulating amplitude. Accordingly, an efficient holographic projection system is provided.
  • the present disclosure may be equally implemented on an amplitude-only spatial light modulator or an amplitude and phase modulator. It may be understood that the hologram will be correspondingly phase-only, amplitude-only or fully-complex.
  • the light source is a laser.
  • the detector is a photodetector.
  • the screen is a diffuser.
  • the holographic projection system of the present disclosure may be used to provide an improved head-up display or head-mounted display.
  • a vehicle comprising the holographic projection system.
  • the quality of the holographic reconstruction may be affect by the so-called zero order problem which is a consequence of the diffractive nature of using a pixelated spatial light modulator.
  • Such zero-order light can be regarded as "noise" and includes for example specularly reflected light, and other unwanted light from the SLM.
  • Embodiments include an angularly selective filter to remove only the collimated rays of the zero order. Embodiments also include the method of managing the zero-order described in European patent 2,030,072 which is hereby incorporated in its entirety by reference.
  • embodiments described herein include displaying one hologram per frame on the spatial light modulator, the present disclosure is by no means limited in this respect and more than one hologram may be displayed on the SLM at any one time.
  • embodiments implement the technique of "tiling", in which the surface area of the SLM is further divided up into a number of tiles, each of which is set in a phase distribution similar or identical to that of the original tile. Each tile is therefore of a smaller surface area than if the whole allocated area of the SLM were used as one large phase pattern.
  • the smaller the number of frequency component in the tile, and respectively the larger the number of tiles the further apart the reconstructed pixels are separated when the image is produced.
  • the image is created within the zeroth diffraction order, and it is preferred that the first and subsequent orders are displaced far enough so as not to overlap with the image and may be blocked by way of a spatial filter.
  • the holographic reconstruction produced by this method comprises spots that form image pixels.
  • a Fourier transform of an infinite sine wave a single frequency is produced. This is the optimum output. In practice, if just one tile is used, this corresponds to an input of a single cycle of a sine wave, with a zero values extending in the positive and negative directions from the end nodes of the sine wave to infinity.
  • the principle frequency component is produced with a series of adjacent frequency components on either side of it.
  • each tile is a whole tile, although embodiments use fractions of a tile.
  • three different colour light sources and three corresponding SLMs are used to provide composite colour. These examples may be referred to as spatially-separated colour, "SSC".
  • SSC spatially-separated colour
  • the different holograms for each colour are displayed on different area of the same SLM and then combining to form the composite colour image.
  • the skilled person will understand that at least some of the devices and methods of the present disclosure are equally applicable to other methods of providing composite colour holographic images.
  • FSC Frame Sequential Colour
  • three lasers are used (red, green and blue) and each laser is fired in succession at a single SLM to produce each frame of the video.
  • the colours are cycled (red, green, blue, red, green, blue, etc.) at a fast enough rate such that a human viewer sees a polychromatic image from a combination of the three lasers.
  • Each hologram is therefore colour specific. For example, in a video at 25 frames per second, the first frame would be produced by firing the red laser for 1/75th of a second, then the green laser would be fired for 1/75th of a second, and finally the blue laser would be fired for 1/75th of a second. The next frame is then produced, starting with the red laser, and so on.
  • An advantage of FSC method is that the whole SLM is used for each colour. This means that the quality of the three colour images produced will not be compromised because all pixels on the SLM are used for each of the colour images.
  • a disadvantage of the FSC method is that the overall image produced will not be as bright as a corresponding image produced by the SSC method by a factor of about 3, because each laser is only used for a third of the time. This drawback could potentially be addressed by overdriving the lasers, or by using more powerful lasers, but this would require more power to be used, would involve higher costs and would make the system less compact.
  • An advantage of the SSC method is that the image is brighter due to all three lasers being fired at the same time.
  • the surface area of the SLM can be divided into three parts, acting in effect as three separate SLMs.
  • the drawback of this is that the quality of each single-colour image is decreased, due to the decrease of SLM surface area available for each monochromatic image.
  • the quality of the polychromatic image is therefore decreased accordingly.
  • the decrease of SLM surface area available means that fewer pixels on the SLM can be used, thus reducing the quality of the image.
  • the quality of the image is reduced because its resolution is reduced.
  • the skilled person will be aware of techniques for converting infrared and ultraviolet light into visible light for the purpose of providing the information to a user.
  • the present disclosure extends to using phosphors and/or quantum dot technology.
  • the methods and processes described herein may be embodied on a computer-readable medium.
  • the term "computer-readable medium” includes a medium arranged to store data temporarily or permanently such as random-access memory (RAM), read-only memory (ROM), buffer memory, flash memory, and cache memory.
  • RAM random-access memory
  • ROM read-only memory
  • buffer memory temporary memory
  • flash memory temporary memory
  • cache memory temporary memory
  • computer-readable medium shall also be taken to include any medium, or combination of multiple media, that is capable of storing instructions for execution by a machine such that the instructions, when executed by one or more processors, cause the machine to perform any one or more of the methodologies described herein, in whole or in part.
  • the term “computer-readable medium” also encompasses cloud-based storage systems.
  • computer-readable medium includes, but is not limited to, one or more tangible and non-transitory data repositories (e.g., data volumes) in the example form of a solid-state memory chip, an optical disc, a magnetic disc, or any suitable combination thereof.
  • the instructions for execution may be communicated by a carrier medium. Examples of such a carrier medium include a transient medium (e.g., a propagating signal that communicates instructions).
  • a display device comprising a drive circuit and corresponding method.
  • the drive circuit comprises a plurality of single grey-level channels, wherein each single grey-level channel comprises an input, an output and a signal processor connected between the input and output.
  • Each signal processor is arranged to convert a digital signal received at the input into an analog voltage at the output, and comprises a digital-to-analog converter, "DAC”, and an operational amplifier, "op-amp", having a voltage offset.
  • a switching circuit is connected to the output of each single grey-level channel, wherein the switching circuit is arranged to switchably-receive the analog voltage of each single grey-level channel of the plurality of single grey-level channels.
  • a calibration sub-system of circuit receives each analog voltage from the switching circuit and individually calibrates the voltage offset of each op-amp based on the received analog voltage for that grey-level channel.
  • the calibration sub-system is arranged to analyse the analog voltages, for example by comparing each analog voltage of a single grey-level channel to a corresponding reference voltage. Calibration is performed based on the analysis.
  • the calibration sub-system or circuit may be arranged to individually calibrate the voltage offset of each op-amp by individually selecting a feedback parameter for each op-amp.
  • a look-up table may be provided, which identifies the feedback parameter for each op-amp based on the corresponding analog voltage received by the switching circuit.
  • the feedback parameter may be the value of an electrical component of the op-amp, or the value of an electrical component in the associated op-amp circuit.
  • Each single grey-level channel provides a single grey level voltage.
  • the display device may be a spatial light modulator, for example a Liquid Crystal on Silicon, "LCOS”, spatial light modulator.
  • LCOS Liquid Crystal on Silicon
  • the method comprises routing each of the 128 output voltages to an output pin using a switching circuit; measuring each output voltage; and using this measurement in conjunction with a target grey level voltage to minimise the voltage error in the op-amps.
  • the drive circuit comprises a plurality of single grey-level channels, wherein each single grey-level channel comprises an input, an output and a signal processor connected between the input and output.
  • Each signal processor comprises a digital-to-analog converter, "DAC”, and an operational amplifier, "op-amp", having a voltage offset.
  • a digital signal received at the input is converted into an analog voltage at the output using each respective signal processor.
  • An analog voltage of each single grey-level channel of the plurality of single grey-level channels is switchably-received, for example using a switching circuit connected to the output of each single grey-level channel.
  • Each analog voltage is received, for example by a calibration sub-system from the switching circuit.
  • the method individually compensates for the voltage offset of each op-amp based on the received analog voltage for that grey-level channel.
  • the received analog voltage for a grey-level channel is analysed. Based on the analysis, the drive circuit is operated to individually compensate for the voltage offset of each op-amp based on the received analog voltage for that grey-level channel.
  • the display device comprises a plurality of pixels operable at a plurality of grey levels in accordance with a respective plurality of analog drive voltages.
  • Each pixel is selectively-connectable to the output of any one single grey-level channel of the plurality of single grey-level channels.
  • Each pixel may be arranged to modulate a parameter of light passing through the pixel, wherein each grey level is a modulation level.
  • the parameter is phase and each modulation level is a phase-delay level.
  • the digital signal received at the input may be an 8-bit binary signal.
  • the output response of each single grey-level channel to a plurality of digital inputs is further determined.
  • the digital input required to achieve each analog drive voltage at the output is determined, based on the output response of the single grey-level channel.
  • Individually determining the output response of each single grey-level channel may comprise measuring the output response of each single grey-level channel to a plurality of digital inputs. In implementations, interpolating between the measured output responses of that single grey-level channel may be used to determine the output response.
  • the method comprises selecting the plurality of grey levels based on the grey level response of the pixels to analog voltage; and determining the plurality of analog drive voltages required by the pixels to achieve the respective plurality of grey levels based on the grey level response of the pixels.
  • the plurality of grey-levels may be evenly-spaced between a lower grey-level and an upper grey-level of each pixel, optionally, evenly-spaced between a minimum grey-level and a maximum grey-level of each pixel.
  • any desired distribution (e.g. spacing) of the grey levels for the pixels is possible of a particular display device according to application requirements.
  • a grey-level is assigned to each single grey-level channel and the method establishes the digital input required by each single grey-level channel to output the required analog voltage for the respectively-assigned grey-level.
  • the assignment of grey-levels is changed between the single grey-level channels during display, for example between display time intervals such as frames or sub-frames.
  • the grey level response of the pixels to analog voltage may be changed.
  • the method is repeated.
  • the output response of each grey-level channel is correlated with the new grey level pixel response.
  • Changing the grey level response of each pixel may comprise making a change internal to the pixel or a change external to the pixel.

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Chemical & Material Sciences (AREA)
  • Crystallography & Structural Chemistry (AREA)
  • Mathematical Physics (AREA)
  • Control Of Indicators Other Than Cathode Ray Tubes (AREA)
  • Liquid Crystal (AREA)
  • Holo Graphy (AREA)
  • Liquid Crystal Display Device Control (AREA)

Claims (13)

  1. Procédé pour un dispositif d'affichage comprenant un circuit d'attaque, dans lequel le dispositif d'affichage comprend une pluralité de pixels pouvant servir à une pluralité de niveaux de gris conformément à une pluralité respective de tensions d'attaque analogiques, dans lequel chaque pixel est connectable de manière sélective à la sortie d'un quelconque canal de niveau de gris unique de la pluralité de canaux de niveau de gris uniques, le circuit d'attaque comprenant une pluralité de canaux de niveau de gris uniques, dans lequel chaque canal de niveau de gris unique comprend une entrée, une sortie et un processeur de signaux connecté entre l'entrée et la sortie, dans lequel chaque processeur de signaux comprend un convertisseur numérique-analogique, « DAC », et un amplificateur opérationnel, « op-amp », présentant un décalage de tension, le procédé comprenant :
    une conversion d'un signal numérique reçu à l'entrée en tension analogique à la sortie en utilisant chaque processeur de signaux respectif ;
    une réception de manière commutable de la tension analogique de chaque canal de niveau de gris unique de la pluralité de canaux de niveau de gris uniques ;
    une analyse des tensions analogiques ; et
    une compensation de manière individuelle du décalage de tension de chaque op-amp sur la base de la tension analogique reçue pour ce canal de niveau de gris,
    dans lequel l'analyse des tensions analogiques à partir du circuit de commutation comprend :
    déterminant de manière individuelle la réponse à la sortie de chaque canal de niveau de gris unique à une pluralité d'entrées numériques ; et
    pour chaque canal de niveau de gris unique, déterminant l'entrée numérique nécessaire pour atteindre chaque tension d'attaque analogique à la sortie sur la base de la réponse à la sortie déterminée de manière individuelle de ce canal de niveau de gris ;
    le procédé comprenant en outre :
    une sélection de la pluralité de niveaux de gris sur la base d'une réponse de niveau de gris prédéterminée des pixels à une tension analogique ; et
    une détermination de la pluralité de tensions d'attaque analogiques nécessaires aux pixels pour atteindre la pluralité sélectionnée respective de niveaux de gris;
    le procédé comprenant en outre :
    une attribution d'un niveau de gris différent à chaque canal de niveau de gris unique et un établissement de l'entrée numérique nécessaire à chaque canal de niveau de gris unique pour émettre la tension analogique nécessaire pour le niveau de gris attribué respectivement, et
    un changement de l'attribution de niveaux de gris entre les canaux de niveau de gris uniques durant l'affichage.
  2. Procédé selon la revendication 1 dans lequel chaque pixel est agencé pour moduler un paramètre de lumière passant à travers le pixel, dans lequel chaque niveau de gris est un niveau de modulation.
  3. Procédé selon la revendication 2 dans lequel le paramètre est la phase et chaque niveau de modulation est un niveau de temps de propagation de phase.
  4. Procédé selon l'une quelconque des revendications 1 à 3 dans lequel le signal numérique reçu à l'entrée est un signal binaire de 8 bits.
  5. Procédé selon les revendications 1 à 4 dans lequel la détermination de manière individuelle de la réponse à la sortie de chaque canal de niveau de gris unique comprend une mesure de la réponse à la sortie de chaque canal de niveau de gris unique à une pluralité d'entrées numériques.
  6. Procédé selon la revendication 5 dans lequel la détermination de manière individuelle de la réponse à la sortie de chaque canal de niveau de gris unique comprend en outre, pour chaque canal de niveau de gris unique, une interpolation entre les réponses à la sortie mesurées de ce canal de niveau de gris unique.
  7. Procédé selon une quelconque revendication précédente dans lequel la pluralité de niveaux de gris présente une distribution espacée uniformément entre un niveau de gris minimal ou inférieur et un niveau de gris maximal ou supérieur de chaque pixel.
  8. Procédé selon une quelconque revendication précédente comprenant en outre un changement de la réponse de niveau de gris des pixels à une tension analogique et une répétition des étapes consistant à : déterminer de manière individuelle la réponse à la sortie de chaque canal de niveau de gris unique à une pluralité d'entrées numériques ; et pour chaque canal de niveau de gris unique, déterminer l'entrée numérique nécessaire pour atteindre chaque tension d'attaque analogique à la sortie sur la base de la réponse à la sortie déterminée de manière individuelle de ce canal de niveau de gris.
  9. Procédé selon la revendication 8 dans lequel le changement de la réponse de niveau de gris des pixels comprend une réalisation d'un changement interne à chaque pixel ou d'un changement externe à chaque pixel.
  10. Procédé selon une quelconque revendication précédente dans lequel à chaque canal de niveau de gris unique est attribuée une tension de niveau de gris unique correspondant à un niveau de gris unique d'une pluralité de niveaux de gris.
  11. Procédé selon une quelconque revendication précédente dans lequel le dispositif d'affichage est un modulateur spatial de lumière.
  12. Système incluant un dispositif d'affichage comprenant un circuit d'attaque, dans lequel le dispositif d'affichage comprend une pluralité de pixels pouvant servir à une pluralité de niveaux de gris conformément à une pluralité respective de tensions d'attaque analogiques, dans lequel chaque pixel est connectable de manière sélective à la sortie d'un quelconque canal de niveau de gris unique de la pluralité de canaux de niveau de gris uniques, le circuit d'attaque comprenant :
    une pluralité de canaux de niveau de gris uniques (410, 420), dans lequel chaque canal de niveau de gris unique comprend une entrée (412, 422), une sortie (418, 428) et un processeur de signaux connecté entre l'entrée et la sortie, dans lequel chaque processeur est agencé pour convertir un signal numérique reçu à l'entrée en tension analogique à la sortie, et dans lequel chaque processeur de signaux comprend un convertisseur numérique-analogique, « DAC », et un amplificateur opérationnel, « op-amp », présentant un décalage de tension ; et
    un circuit de commutation (430) connecté à la sortie (418, 428) de chaque canal de niveau de gris unique, dans lequel le circuit de commutation est agencé pour recevoir de manière commutable la tension analogique de chaque canal de niveau de gris unique de la pluralité de canaux de niveau de gris uniques, dans lequel le système comprend en outre :
    un sous-système d'étalonnage (440) connecté à chaque op-amp, dans lequel le sous-système d'étalonnage est agencé pour recevoir et analyser chaque tension analogique à partir du circuit de commutation (430) et compenser de manière individuelle le décalage de tension de chaque op-amp sur la base de la tension analogique reçue pour ce canal de niveau de gris, dans lequel le sous-système d'étalonnage (440) est agencé pour analyser les tensions analogiques à partir du circuit de commutation en :
    déterminant de manière individuelle la réponse à la sortie de chaque canal de niveau de gris unique à une pluralité d'entrées numériques ; et
    pour chaque canal de niveau de gris unique, déterminant l'entrée numérique nécessaire pour atteindre chaque tension d'attaque analogique à la sortie sur la base de la réponse à la sortie déterminée de manière individuelle de ce canal de niveau de gris ;
    dans lequel le sous-système d'étalonnage (440) est en outre agencé pour sélectionner la pluralité de niveaux de gris sur la base d'une réponse de niveau de gris prédéterminée des pixels à une tension analogique ; et déterminer la pluralité de tensions d'attaque analogiques nécessaires aux pixels pour atteindre la pluralité sélectionnée respective de niveaux de gris sur la base de la réponse de niveau de gris des pixels, et
    dans lequel le circuit d'attaque est agencé pour attribuer un niveau de gris différent à chaque canal de niveau de gris unique et établir l'entrée numérique nécessaire à chaque canal de niveau de gris unique pour émettre la tension analogique nécessaire pour le niveau de gris attribué respectivement, et pour changer l'attribution de niveaux de gris entre les canaux de niveau de gris uniques durant l'affichage.
  13. Système selon la revendication 12 agencé pour mettre en œuvre le procédé selon l'une quelconque des revendications 1 à 11.
EP17792147.5A 2016-10-27 2017-10-25 Procédé de fonctionnement d'un circuit de commande Active EP3472827B1 (fr)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
GBGB1618207.3A GB201618207D0 (en) 2016-10-27 2016-10-27 Display driver
GB1622021.2A GB2558230B (en) 2016-12-22 2016-12-22 Method of operating a display driver
PCT/GB2017/053221 WO2018078366A1 (fr) 2016-10-27 2017-10-25 Procédé de fonctionnement d'un pilote d'affichage

Publications (2)

Publication Number Publication Date
EP3472827A1 EP3472827A1 (fr) 2019-04-24
EP3472827B1 true EP3472827B1 (fr) 2021-12-01

Family

ID=60201615

Family Applications (1)

Application Number Title Priority Date Filing Date
EP17792147.5A Active EP3472827B1 (fr) 2016-10-27 2017-10-25 Procédé de fonctionnement d'un circuit de commande

Country Status (6)

Country Link
US (1) US10847068B2 (fr)
EP (1) EP3472827B1 (fr)
JP (1) JP7049335B2 (fr)
CN (1) CN110036437B (fr)
TW (1) TWI653613B (fr)
WO (1) WO2018078366A1 (fr)

Families Citing this family (23)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP3295257B1 (fr) 2015-12-30 2019-05-15 Dualitas Ltd. Methode d'impression sans balayage à holographie dynamique
US11281003B2 (en) 2015-12-30 2022-03-22 Dualitas Ltd Near eye dynamic holography
CN107850867B (zh) 2015-12-30 2020-11-24 杜尔利塔斯有限公司 动态全息聚焦深度打印装置
WO2018109902A1 (fr) 2016-12-15 2018-06-21 アルプス電気株式会社 Dispositif d'affichage d'image
US10347030B2 (en) 2017-05-15 2019-07-09 Envisics Ltd Adjusting depth of augmented reality content on a heads up display
EP3438727B1 (fr) 2017-08-02 2020-05-13 Envisics Ltd. Dispositif d'affichage
GB2567408B (en) 2017-08-02 2020-12-02 Dualitas Ltd Holographic projector
GB2568021B (en) 2017-09-08 2021-12-01 Dualitas Ltd Holographic projector
EP3579219B1 (fr) * 2018-06-05 2022-03-16 IMEC vzw Distribution de données pour projection holographique
GB2569208B (en) 2018-07-19 2019-12-04 Envisics Ltd A head-up display
GB2580012A (en) 2018-09-28 2020-07-15 Envisics Ltd Head-up display
GB2578785C (en) 2018-11-09 2023-08-09 Dualitas Ltd Pixel mapping onto a display device for holographic projection
GB2580298B (en) 2018-11-12 2021-08-11 Dualitas Ltd A spatial light modulator for holographic projection
GB2579234B (en) 2018-11-27 2023-07-19 Dualitas Ltd Hologram calculation
GB2580696B (en) 2019-01-25 2022-04-27 Dualitas Ltd A method for a holographic projector
GB2580441B (en) 2019-03-14 2022-03-16 Dualitas Ltd Laser modulation
GB2582370B (en) 2019-03-22 2022-11-02 Dualitas Ltd Holographic projector
GB2582965B (en) 2019-04-11 2021-09-15 Dualitas Ltd A diffuser assembly
GB2586511B (en) 2019-08-23 2021-12-01 Dualitas Ltd Holographic projector
GB2586512B (en) 2019-08-23 2021-12-08 Dualitas Ltd Holographic projection
GB2578523B (en) 2019-09-25 2021-08-11 Dualitas Ltd Holographic projection
GB2587400B (en) * 2019-09-27 2022-02-16 Dualitas Ltd Hologram display using a liquid crystal display device
JP2023131321A (ja) * 2022-03-09 2023-09-22 浜松ホトニクス株式会社 位相分布設計方法、位相分布設計装置、位相分布設計プログラム及び記録媒体

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6956512B1 (en) * 2003-01-24 2005-10-18 Altera Corporation Analog-to-digital converter for programmable logic
US20150187263A1 (en) * 2013-12-31 2015-07-02 Lg Display Co., Ltd. Gamma Reference Voltage Generating Circuit and Display Device Including the Same

Family Cites Families (19)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3202450B2 (ja) 1993-10-20 2001-08-27 日本電気株式会社 液晶表示装置
JP3598913B2 (ja) 1999-11-22 2004-12-08 松下電器産業株式会社 液晶表示装置
US7148827B2 (en) 2002-03-04 2006-12-12 Lg Electronics Inc. Offset compensating apparatus and method of digital/analog converter
JP2005269110A (ja) 2004-03-17 2005-09-29 Rohm Co Ltd ガンマ補正回路、表示パネル及びそれらを備える表示装置
JP2005284037A (ja) 2004-03-30 2005-10-13 Sony Corp フラットディスプレイ装置の駆動回路及びフラットディスプレイ装置
JP2006243232A (ja) 2005-03-02 2006-09-14 Seiko Epson Corp 基準電圧発生回路、表示ドライバ、電気光学装置及び電子機器
JP2008216648A (ja) 2007-03-05 2008-09-18 Matsushita Electric Ind Co Ltd 映像表示装置、映像表示方法、および映像表示システム
KR100857122B1 (ko) 2007-04-12 2008-09-05 주식회사 유니디스플레이 채널 오프셋 전압 보상 방법 및 이를 이용한 액정 패널구동용 컬럼 구동 회로
JP4277055B2 (ja) * 2007-05-29 2009-06-10 シャープ株式会社 駆動回路、表示装置、およびテレビジョンシステム
JP5509579B2 (ja) 2008-11-21 2014-06-04 セイコーエプソン株式会社 映像出力装置および映像出力方法ならびにプロジェクタ
KR101532268B1 (ko) * 2008-12-18 2015-07-01 삼성전자주식회사 디지털-아날로그 변환기, 이를 포함하는 소스 구동회로, 및소스 구동회로를 포함하는 표시 장치
JP2011197079A (ja) 2010-03-17 2011-10-06 Canon Inc 画像処理装置、画像処理装置の制御方法及びプログラム
JP2012194276A (ja) 2011-03-15 2012-10-11 Panasonic Corp 階調電圧発生回路及び表示装置
KR101895427B1 (ko) * 2011-09-07 2018-09-05 삼성전자주식회사 슬라이딩-틸트 기능을 갖는 전자 기기
WO2014151691A1 (fr) 2013-03-15 2014-09-25 Soft Machines, Inc. Procédé et appareil pour une émulation de pile d'adresses de retour d'hôte prenant en charge une spéculation
TW201506873A (zh) * 2013-08-02 2015-02-16 Integrated Solutions Technology Inc 有機發光顯示器的驅動電路以及偏移電壓調整單元
KR102140476B1 (ko) * 2013-08-07 2020-08-04 삼성디스플레이 주식회사 표시 패널 구동 장치 및 이를 포함하는 표시 장치
US9918053B2 (en) 2014-05-14 2018-03-13 Jasper Display Corp. System and method for pulse-width modulating a phase-only spatial light modulator
US9843338B1 (en) * 2017-03-20 2017-12-12 Silanna Asia Pte Ltd Resistor-based configuration system

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6956512B1 (en) * 2003-01-24 2005-10-18 Altera Corporation Analog-to-digital converter for programmable logic
US20150187263A1 (en) * 2013-12-31 2015-07-02 Lg Display Co., Ltd. Gamma Reference Voltage Generating Circuit and Display Device Including the Same

Also Published As

Publication number Publication date
US10847068B2 (en) 2020-11-24
CN110036437A (zh) 2019-07-19
TW201830363A (zh) 2018-08-16
CN110036437B (zh) 2021-09-28
TWI653613B (zh) 2019-03-11
EP3472827A1 (fr) 2019-04-24
JP2019536084A (ja) 2019-12-12
US20190295449A1 (en) 2019-09-26
WO2018078366A1 (fr) 2018-05-03
JP7049335B2 (ja) 2022-04-06

Similar Documents

Publication Publication Date Title
EP3472827B1 (fr) Procédé de fonctionnement d'un circuit de commande
CN112987298B (zh) 光瞳扩展器
JP2019204087A (ja) 画素を含むディスプレイ装置にホログラムを表示する方法
KR102241604B1 (ko) 홀로그래픽 프로젝션을 위한 디스플레이 장치에의 픽셀 매핑
CN111486975B (zh) 用于全息投影仪的方法
KR102481541B1 (ko) 홀로그램 프로젝터
GB2518664A (en) Projector
EP3799016A1 (fr) Affichage d'hologramme utilisant un dispositif d'affichage à cristaux liquides
GB2576552A (en) Light modulator
GB2558230A (en) Method of operating a display driver
GB2597828A (en) A spatial light modulator for holographic projection
US20240077833A1 (en) Display device and method
CN114967400A (zh) 全息投影
CN116699957A (zh) 全息图计算

Legal Events

Date Code Title Description
STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: UNKNOWN

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: THE INTERNATIONAL PUBLICATION HAS BEEN MADE

PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: REQUEST FOR EXAMINATION WAS MADE

17P Request for examination filed

Effective date: 20190116

AK Designated contracting states

Kind code of ref document: A1

Designated state(s): AL AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MK MT NL NO PL PT RO RS SE SI SK SM TR

AX Request for extension of the european patent

Extension state: BA ME

DAV Request for validation of the european patent (deleted)
DAX Request for extension of the european patent (deleted)
STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: EXAMINATION IS IN PROGRESS

17Q First examination report despatched

Effective date: 20200924

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: EXAMINATION IS IN PROGRESS

GRAP Despatch of communication of intention to grant a patent

Free format text: ORIGINAL CODE: EPIDOSNIGR1

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: GRANT OF PATENT IS INTENDED

RIC1 Information provided on ipc code assigned before grant

Ipc: G09G 3/36 20060101AFI20210708BHEP

Ipc: G09G 3/20 20060101ALI20210708BHEP

Ipc: H03M 1/66 20060101ALI20210708BHEP

Ipc: G09G 3/00 20060101ALI20210708BHEP

Ipc: G03H 1/22 20060101ALI20210708BHEP

Ipc: G03H 1/08 20060101ALI20210708BHEP

Ipc: G03H 1/30 20060101ALI20210708BHEP

Ipc: G03H 1/02 20060101ALI20210708BHEP

INTG Intention to grant announced

Effective date: 20210727

RAP3 Party data changed (applicant data changed or rights of an application transferred)

Owner name: DUALITAS LTD.

GRAS Grant fee paid

Free format text: ORIGINAL CODE: EPIDOSNIGR3

GRAA (expected) grant

Free format text: ORIGINAL CODE: 0009210

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: THE PATENT HAS BEEN GRANTED

RBV Designated contracting states (corrected)

Designated state(s): AL AT BE BG CH CY CZ DE DK EE ES FI FR GR HR HU IE IS IT LI LT LU LV MC MK MT NL NO PL PT RO RS SE SI SK SM TR

AK Designated contracting states

Kind code of ref document: B1

Designated state(s): AL AT BE BG CH CY CZ DE DK EE ES FI FR GR HR HU IE IS IT LI LT LU LV MC MK MT NL NO PL PT RO RS SE SI SK SM TR

REG Reference to a national code

Ref country code: AT

Ref legal event code: REF

Ref document number: 1452553

Country of ref document: AT

Kind code of ref document: T

Effective date: 20211215

Ref country code: CH

Ref legal event code: EP

REG Reference to a national code

Ref country code: IE

Ref legal event code: FG4D

REG Reference to a national code

Ref country code: DE

Ref legal event code: R096

Ref document number: 602017050293

Country of ref document: DE

REG Reference to a national code

Ref country code: LT

Ref legal event code: MG9D

REG Reference to a national code

Ref country code: NL

Ref legal event code: MP

Effective date: 20211201

REG Reference to a national code

Ref country code: AT

Ref legal event code: MK05

Ref document number: 1452553

Country of ref document: AT

Kind code of ref document: T

Effective date: 20211201

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: RS

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20211201

Ref country code: LT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20211201

Ref country code: FI

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20211201

Ref country code: BG

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20220301

Ref country code: AT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20211201

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: SE

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20211201

Ref country code: PL

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20211201

Ref country code: NO

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20220301

Ref country code: LV

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20211201

Ref country code: HR

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20211201

Ref country code: GR

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20220302

Ref country code: ES

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20211201

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: NL

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20211201

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: SM

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20211201

Ref country code: SK

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20211201

Ref country code: RO

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20211201

Ref country code: PT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20220401

Ref country code: EE

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20211201

Ref country code: CZ

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20211201

REG Reference to a national code

Ref country code: DE

Ref legal event code: R097

Ref document number: 602017050293

Country of ref document: DE

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: IS

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20220401

PLBE No opposition filed within time limit

Free format text: ORIGINAL CODE: 0009261

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: DK

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20211201

Ref country code: AL

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20211201

26N No opposition filed

Effective date: 20220902

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: SI

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20211201

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: MC

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20211201

Ref country code: IT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20211201

P01 Opt-out of the competence of the unified patent court (upc) registered

Effective date: 20230522

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: LU

Payment date: 20230919

Year of fee payment: 7

Ref country code: IE

Payment date: 20230925

Year of fee payment: 7

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: FR

Payment date: 20230914

Year of fee payment: 7

Ref country code: BE

Payment date: 20230918

Year of fee payment: 7

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: DE

Payment date: 20230915

Year of fee payment: 7

Ref country code: CH

Payment date: 20231102

Year of fee payment: 7

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: HU

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT; INVALID AB INITIO

Effective date: 20171025

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: CY

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20211201